| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Rename main modules | Yann Herklotz | 2019-09-18 | 1 | -1/+1 |
| * | Change name from VeriFuzz to VeriSmith | Yann Herklotz | 2019-08-29 | 1 | -1/+1 |
| * | Add a benchmark | Yann Herklotz | 2019-07-27 | 1 | -3/+11 |
| * | Add benchmark | Yann Herklotz | 2019-07-27 | 1 | -0/+7 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |