.gitignore - verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

about summary refs log tree commit diff stats

path: root/.gitignore

blob: be69c743370f81d1427f4a57b594bc14393015e2 (plain)

# Files
TAGS
*.jou
*.log
*~
cabal.project.local
result

# Folders
.stack-work/
.shelly/
failed/
output*/
.ghc*/
dist-*/
.direnv/