Internal « VeriFuzz « src - verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

Mode	Name	Size
-rw-r--r--	Gen.hs	1006	log stats plain
-rw-r--r--	Shared.hs	535	log stats plain