| Mode | Name | Size | |
|---|---|---|---|
| -rw-r--r-- | AST.hs | 15268 | logstatsplain |
| -rw-r--r-- | CodeGen.hs | 8422 | logstatsplain |
| -rw-r--r-- | Helpers.hs | 1857 | logstatsplain |
| -rw-r--r-- | Mutate.hs | 5150 | logstatsplain |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |