1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
-- |
-- Module : Verismith.Tool.Vivado
-- Description : Vivado Synthesiser implementation.
-- Copyright : (c) 2019, Yann Herklotz Grave
-- License : GPL-3
-- Maintainer : yann [at] yannherklotz [dot] com
-- Stability : experimental
-- Portability : POSIX
--
-- Vivado Synthesiser implementation.
module Verismith.Tool.Vivado
( Vivado (..),
defaultVivado,
)
where
import Control.DeepSeq (NFData, rnf, rwhnf)
import Data.Text (Text, unpack)
import Shelly
import Shelly.Lifted (liftSh)
import Verismith.Tool.Internal
import Verismith.Tool.Template
import Verismith.Verilog.AST
import Verismith.Verilog.CodeGen
import Prelude hiding (FilePath)
data Vivado
= Vivado
{ vivadoBin :: !(Maybe FilePath),
vivadoDesc :: !Text,
vivadoOutput :: !FilePath
}
deriving (Eq)
instance Tool Vivado where
toText (Vivado _ t _) = t
instance Show Vivado where
show t = unpack $ toText t
instance Synthesiser Vivado where
runSynth = runSynthVivado
synthOutput = vivadoOutput
setSynthOutput (Vivado a b _) = Vivado a b
instance NFData Vivado where
rnf = rwhnf
defaultVivado :: Vivado
defaultVivado = Vivado Nothing "vivado" "syn_vivado.v"
runSynthVivado :: Show ann => Vivado -> (SourceInfo ann) -> ResultSh ()
runSynthVivado sim (SourceInfo top src) = do
dir <- liftSh pwd
liftSh $ do
writefile vivadoTcl . vivadoSynthConfig top . toTextIgnore $
synthOutput
sim
writefile "rtl.v" $ genSource src
run_
"sed"
[ "s/^module/(* use_dsp48=\"no\" *) (* use_dsp=\"no\" *) module/;",
"-i",
"rtl.v"
]
let exec_ n =
execute_
SynthFail
dir
"vivado"
(maybe (fromText n) (</> fromText n) $ vivadoBin sim)
exec_ "vivado" ["-mode", "batch", "-source", toTextIgnore vivadoTcl]
where
vivadoTcl = fromText ("vivado_" <> top) <.> "tcl"
|
