diff options
Diffstat (limited to 'Sobel/sobel.v7/rtl.rpt')
| -rw-r--r-- | Sobel/sobel.v7/rtl.rpt | 1184 |
1 files changed, 1184 insertions, 0 deletions
diff --git a/Sobel/sobel.v7/rtl.rpt b/Sobel/sobel.v7/rtl.rpt new file mode 100644 index 0000000..460f40a --- /dev/null +++ b/Sobel/sobel.v7/rtl.rpt @@ -0,0 +1,1184 @@ +-- Catapult University Version: Report +-- ---------------------------- --------------------------------------------------- +-- Version: 2011a.126 Production Release +-- Build Date: Wed Aug 8 00:52:07 PDT 2012 + +-- Generated by: mg3115@EEWS104A-013 +-- Generated date: Tue Mar 08 15:20:14 +0000 2016 + +Solution Settings: sobel.v7 + Current state: extract + Project: Sobel + + Design Input Files Specified + $PROJECT_HOME/sobel.h + $MGC_HOME/shared/include/ac_int.h + $PROJECT_HOME/bmp_io.cpp + $PROJECT_HOME/bmp_io.h + $PROJECT_HOME/tb_blur.cpp + $MGC_HOME/shared/include/mc_testbench.h + $MGC_HOME/shared/include/mc_scverify.h + $MGC_HOME/shared/include/ac_int.h + $PROJECT_HOME/sobel.h + $PROJECT_HOME/bmp_io.h + $PROJECT_HOME/bmp_io.h + $PROJECT_HOME/shift_class.h + $PROJECT_HOME/sobel.cpp + $MGC_HOME/shared/include/ac_fixed.h + $MGC_HOME/shared/include/ac_int.h + $PROJECT_HOME/sobel.h + $PROJECT_HOME/shift_class.h + + Processes/Blocks in Design + Process Real Operation(s) count Latency Throughput Reset Length II Comments + ------------- ----------------------- ------- ---------- ------------ -- -------- + /sobel/core 444 921601 921600 0 1 + Design Total: 444 921601 921600 0 0 + + Bill Of Materials (Datapath) + Component Name Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign + --------------------------------------- ---------- --------------------------- ---------- ----- ---------- ----------- + [Lib: mgc_Altera-Cyclone-III-6_beh_psr] + mgc_add(1,0,1,0,2) 2.319 0.000 2.319 0.506 6 7 + mgc_add(10,0,10,0,11) 11.241 0.000 11.241 1.301 2 0 + mgc_add(10,0,10,1,11) 11.000 0.000 11.000 1.139 6 6 + mgc_add(10,1,10,1,11) 11.000 0.000 11.000 1.139 9 9 + mgc_add(11,0,10,0,11) 12.236 0.000 12.236 1.370 0 2 + mgc_add(11,0,11,1,13) 12.000 0.000 12.000 1.043 6 6 + mgc_add(11,1,11,1,12) 12.000 0.000 12.000 1.206 7 7 + mgc_add(12,1,12,1,13) 13.000 0.000 13.000 1.272 7 5 + mgc_add(13,0,12,1,13) 14.000 0.000 14.000 1.501 2 2 + mgc_add(13,0,13,0,13) 14.215 0.000 14.215 1.499 1 1 + mgc_add(16,0,13,1,16) 17.000 0.000 17.000 1.694 3 3 + mgc_add(16,0,16,0,16) 17.189 0.000 17.189 1.690 1 1 + mgc_add(19,0,2,1,19) 20.000 0.000 20.000 1.908 1 1 + mgc_add(2,0,1,0,2) 3.315 0.000 3.315 0.658 0 1 + mgc_add(2,0,1,0,3) 3.315 0.000 3.315 0.658 0 2 + mgc_add(2,0,2,0,3) 3.311 0.000 3.311 0.653 26 23 + mgc_add(2,0,2,1,4) 3.000 0.000 3.000 0.328 11 11 + mgc_add(3,0,3,0,4) 4.302 0.000 4.302 0.761 60 60 + mgc_add(3,0,3,1,5) 4.000 0.000 4.000 0.436 22 21 + mgc_add(3,1,2,1,4) 4.000 0.000 4.000 0.602 8 8 + mgc_add(4,0,4,0,5) 5.293 0.000 5.293 0.854 11 10 + mgc_add(4,0,4,1,6) 5.000 0.000 5.000 0.529 13 13 + mgc_add(4,1,4,1,5) 5.000 0.000 5.000 0.691 8 8 + mgc_add(5,0,5,0,6) 6.285 0.000 6.285 0.938 2 2 + mgc_add(5,0,5,1,7) 6.000 0.000 6.000 0.613 14 14 + mgc_add(6,0,6,0,7) 7.276 0.000 7.276 1.016 1 1 + mgc_add(6,0,6,1,8) 7.000 0.000 7.000 0.691 8 8 + mgc_add(7,0,7,1,9) 8.000 0.000 8.000 0.766 10 10 + mgc_add(8,0,8,1,10) 9.000 0.000 9.000 0.838 11 11 + mgc_add(9,0,8,0,10) 10.254 0.000 10.254 1.235 5 5 + mgc_add(9,0,8,1,10) 10.000 0.000 10.000 1.072 1 1 + mgc_and(1,2) 0.730 0.000 0.730 0.263 0 3 + mgc_and(1,3) 1.054 0.000 1.054 0.416 0 6 + mgc_and(19,2) 13.867 0.000 13.867 0.263 1 1 + mgc_and(2,2) 1.460 0.000 1.460 0.263 2 1 + mgc_mul(2,0,12,1,13) 330.000 2.000 10.000 3.224 7 7 + mgc_mul(2,1,10,1,12) 330.000 2.000 10.000 3.087 6 6 + mgc_mul(3,0,6,0,9) 330.250 2.000 10.250 2.846 1 1 + mgc_mux(1,1,2) 0.919 0.000 0.919 0.369 2 1 + mgc_mux(10,2,4) 22.259 0.000 22.259 0.936 6 6 + mgc_mux(12,1,2) 11.033 0.000 11.033 0.369 2 2 + mgc_mux(16,1,2) 14.711 0.000 14.711 0.369 2 4 + mgc_mux(19,1,2) 17.469 0.000 17.469 0.369 1 1 + mgc_mux(2,1,2) 1.839 0.000 1.839 0.369 2 6 + mgc_mux(3,1,2) 2.758 0.000 2.758 0.369 4 2 + mgc_mux(30,1,2) 27.583 0.000 27.583 0.369 0 3 + mgc_mux(4,1,2) 3.678 0.000 3.678 0.369 2 0 + mgc_mux(90,1,2) 82.748 0.000 82.748 0.369 3 2 + mgc_nand(1,2) 0.730 0.000 0.730 0.268 0 9 + mgc_nor(1,2) 0.730 0.000 0.730 0.263 0 2 + mgc_not(1) 0.000 0.000 0.000 0.000 0 92 + mgc_not(10) 0.000 0.000 0.000 0.000 0 9 + mgc_not(2) 0.000 0.000 0.000 0.000 0 8 + mgc_not(3) 0.000 0.000 0.000 0.000 0 4 + mgc_or(1,2) 0.730 0.000 0.730 0.268 0 2 + mgc_or(1,3) 1.054 0.000 1.054 0.425 0 1 + mgc_or(10,2) 7.298 0.000 7.298 0.268 1 1 + mgc_or(2,2) 1.460 0.000 1.460 0.268 1 0 + mgc_or(6,2) 4.379 0.000 4.379 0.268 1 1 + mgc_reg_pos(1,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 5 + mgc_reg_pos(12,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 5 + mgc_reg_pos(13,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 2 + mgc_reg_pos(16,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 2 + mgc_reg_pos(19,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 1 + mgc_reg_pos(2,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 7 + mgc_reg_pos(3,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 2 + mgc_reg_pos(30,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 3 + mgc_reg_pos(90,1,0,0,0,1,1) 0.000 0.000 0.000 0.000 0 2 + [Lib: mgc_ioport] + mgc_in_wire(1,90) 0.000 0.000 0.000 0.000 1 1 + mgc_out_stdreg(2,30) 0.000 0.000 0.000 0.000 1 1 + + TOTAL AREA (After Assignment): 6772.333 28.000 2292.000 + + Area Scores + Post-Scheduling Post-DP & FSM Post-Assignment + ----------------- --------------- --------------- --------------- + Total Area Score: 6764.2 6930.2 6772.3 + Total Reg: 0.0 0.0 0.0 + + DataPath: 6764.2 (100%) 6930.2 (100%) 6772.3 (100%) + MUX: 474.7 (7%) 653.3 (9%) 497.6 (7%) + FUNC: 6259.6 (93%) 6230.8 (90%) 6228.6 (92%) + LOGIC: 29.9 (0%) 46.1 (1%) 46.1 (1%) + BUFFER: 0.0 0.0 0.0 + MEM: 0.0 0.0 0.0 + ROM: 0.0 0.0 0.0 + REG: 0.0 0.0 0.0 + + + FSM: 0.0 0.0 0.0 + FSM-REG: 0.0 0.0 0.0 + FSM-COMB: 0.0 0.0 0.0 + + + Register-to-Variable Mappings + Register Size(bits) Gated Register CG Opt Done Variables + -------------------------------- ---------- -------------- ----------- ----------------------------------------------------- + regs.regs(0).sva 90 Y regs.regs(0).sva + regs.regs(1).sva 90 Y regs.regs(1).sva + regs.regs(2).lpi#1.dfm#1 30 Y regs.regs(2).lpi#1.dfm#1 + regs.regs(2).lpi#1.dfm.sg2 30 Y regs.regs(2).lpi#1.dfm.sg2 + vout:rsc:mgc_out_stdreg.d 30 Y vout:rsc:mgc_out_stdreg.d + FRAME:p#1.lpi#1 19 Y FRAME:p#1.lpi#1 + in(0).sva#1 16 Y in(0).sva#1 + in(2).sva#1 16 Y in(2).sva#1 + ACC1:acc#341.itm#1 13 Y ACC1:acc#341.itm#1 + FRAME:for:acc#24.itm#1 13 Y FRAME:for:acc#24.itm#1 + ACC1:acc#125.psp#1.lpi#1.dfm 12 Y ACC1:acc#125.psp#1.lpi#1.dfm + ACC1:acc#125.psp.lpi#1.dfm 12 Y ACC1:acc#125.psp.lpi#1.dfm + FRAME:for:acc#26.itm#1 12 Y FRAME:for:acc#26.itm#1 + FRAME:for:slc(in(0).sva).itm#1 12 Y FRAME:for:slc(in(0).sva).itm#1 + FRAME:for:slc(in(2).sva).itm#1 12 Y FRAME:for:slc(in(2).sva).itm#1 + ACC1:acc#110.psp#1.lpi#1.dfm.sg1 3 Y ACC1:acc#110.psp#1.lpi#1.dfm.sg1 + ACC1:acc#110.psp#2.lpi#1.dfm.sg1 3 Y ACC1:acc#110.psp#2.lpi#1.dfm.sg1 + ACC1:acc#118.psp#1.lpi#1.dfm.sg1 2 Y ACC1:acc#118.psp#1.lpi#1.dfm.sg1 + ACC1:acc#118.psp.lpi#1.dfm.sg1 2 Y ACC1:acc#118.psp.lpi#1.dfm.sg1 + acc.imod#18.lpi#1.dfm.sg1 2 Y acc.imod#18.lpi#1.dfm.sg1 + acc.imod#20.lpi#1.dfm 2 Y acc.imod#20.lpi#1.dfm + acc.imod#6.lpi#1.dfm.sg1 2 Y acc.imod#6.lpi#1.dfm.sg1 + acc.imod#7.lpi#1.dfm 2 Y acc.imod#7.lpi#1.dfm + i#6.sva#1 2 Y i#6.sva#1 + exit:FRAME#1.sva 1 Y exit:FRAME#1.sva + exit:FRAME.lpi#1.dfm#1 1 Y exit:FRAME.lpi#1.dfm#1 + exit:FRAME:for.lpi#1.dfm#3 1 Y exit:FRAME:for.lpi#1.dfm#3 + exit:FRAME:for.sva#1.st#1 1 Y exit:FRAME:for.sva#1.st#1 + main.stage_0#2 1 Y main.stage_0#2 + + Total: 432 432 0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) + + Timing Report + Critical Path + Max Delay: 16.044071 + Slack: 3.955929000000001 + + Path Startpoint Endpoint Delay Slack + ------------------------------------------------ -------------------------------- ---------------------------------------------- ------- ------- + 1 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#1) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#1).itm 0.0000 0.0000 + sobel:core/ACC1:not#161 mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not#161.itm 0.0000 0.0000 + sobel:core/ACC1:acc#153 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#153.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc#10 mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc#10.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#715 0.0000 2.3449 + sobel:core/conc#715.itm 0.0000 2.3449 + sobel:core/ACC1:acc#155 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#155.itm 0.0000 2.9974 + sobel:core/ACC1:slc#23 0.0000 2.9974 + sobel:core/ACC1:slc#23.itm 0.0000 2.9974 + sobel:core/conc#714 0.0000 2.9974 + sobel:core/conc#714.itm 0.0000 2.9974 + sobel:core/ACC1:acc#157 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#157.itm 0.0000 3.7583 + sobel:core/ACC1:slc#25 0.0000 3.7583 + sobel:core/ACC1:slc#25.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#113 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#113.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#717 0.0000 4.2869 + sobel:core/conc#717.itm 0.0000 4.2869 + sobel:core/ACC1:acc#159 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#159.itm 0.0000 4.9394 + sobel:core/ACC1:slc#27 0.0000 4.9394 + sobel:core/ACC1:slc#27.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#120 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#120.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#149 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#149.itm 0.0000 5.2670 + sobel:core/conc#709 0.0000 5.2670 + sobel:core/conc#709.itm 0.0000 5.2670 + sobel:core/ACC1:acc#160 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#160.itm 0.0000 5.7029 + sobel:core/ACC1:slc#28 0.0000 5.7029 + sobel:core/acc.imod#22.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2.itm 0.0000 5.7029 + sobel:core/conc#708 0.0000 5.7029 + sobel:core/conc#708.itm 0.0000 5.7029 + sobel:core/ACC1:acc#161 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#161.itm 0.0000 6.1389 + sobel:core/ACC1:slc#29 0.0000 6.1389 + sobel:core/acc.imod#24.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand#2 mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand#2.itm 0.0000 6.4067 + sobel:core/ACC1:conc#607 0.0000 6.4067 + sobel:core/ACC1:conc#607.itm 0.0000 6.4067 + sobel:core/ACC1:exs#774 0.0000 6.4067 + sobel:core/ACC1:exs#774.itm 0.0000 6.4067 + sobel:core/ACC1:acc#274 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#274.itm 0.0000 7.1676 + sobel:core/ACC1:slc#80 0.0000 7.1676 + sobel:core/ACC1:slc#80.itm 0.0000 7.1676 + sobel:core/ACC1:acc#280 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#280.itm 0.0000 7.9285 + sobel:core/ACC1:acc#284 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#284.itm 0.0000 8.7821 + sobel:core/ACC1:acc#287 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#287.itm 0.0000 9.4733 + sobel:core/ACC1:acc#290 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#290.itm 0.0000 10.3115 + sobel:core/ACC1:acc#292 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#292.itm 0.0000 11.5464 + sobel:core/ACC1:acc#294 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#294.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#124 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#124.itm 0.0000 13.7288 + sobel:core/ACC1:acc#267 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#267.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#124 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#124.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 2 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#735 0.0000 2.3449 + sobel:core/conc#735.itm 0.0000 2.3449 + sobel:core/ACC1:acc#135 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#135.itm 0.0000 2.9974 + sobel:core/ACC1:slc#7 0.0000 2.9974 + sobel:core/ACC1:slc#7.itm 0.0000 2.9974 + sobel:core/conc#734 0.0000 2.9974 + sobel:core/conc#734.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#737 0.0000 4.2869 + sobel:core/conc#737.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#2 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#2.itm 0.0000 5.7029 + sobel:core/conc#728 0.0000 5.7029 + sobel:core/conc#728.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 3 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#2) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#2).itm 0.0000 0.0000 + sobel:core/ACC1:not#162 mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not#162.itm 0.0000 0.0000 + sobel:core/ACC1:acc#153 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#153.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc#10 mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc#10.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#715 0.0000 2.3449 + sobel:core/conc#715.itm 0.0000 2.3449 + sobel:core/ACC1:acc#155 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#155.itm 0.0000 2.9974 + sobel:core/ACC1:slc#23 0.0000 2.9974 + sobel:core/ACC1:slc#23.itm 0.0000 2.9974 + sobel:core/conc#714 0.0000 2.9974 + sobel:core/conc#714.itm 0.0000 2.9974 + sobel:core/ACC1:acc#157 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#157.itm 0.0000 3.7583 + sobel:core/ACC1:slc#25 0.0000 3.7583 + sobel:core/ACC1:slc#25.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#113 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#113.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#717 0.0000 4.2869 + sobel:core/conc#717.itm 0.0000 4.2869 + sobel:core/ACC1:acc#159 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#159.itm 0.0000 4.9394 + sobel:core/ACC1:slc#27 0.0000 4.9394 + sobel:core/ACC1:slc#27.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#120 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#120.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#149 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#149.itm 0.0000 5.2670 + sobel:core/conc#709 0.0000 5.2670 + sobel:core/conc#709.itm 0.0000 5.2670 + sobel:core/ACC1:acc#160 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#160.itm 0.0000 5.7029 + sobel:core/ACC1:slc#28 0.0000 5.7029 + sobel:core/acc.imod#22.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2.itm 0.0000 5.7029 + sobel:core/conc#708 0.0000 5.7029 + sobel:core/conc#708.itm 0.0000 5.7029 + sobel:core/ACC1:acc#161 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#161.itm 0.0000 6.1389 + sobel:core/ACC1:slc#29 0.0000 6.1389 + sobel:core/acc.imod#24.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand#2 mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand#2.itm 0.0000 6.4067 + sobel:core/ACC1:conc#607 0.0000 6.4067 + sobel:core/ACC1:conc#607.itm 0.0000 6.4067 + sobel:core/ACC1:exs#774 0.0000 6.4067 + sobel:core/ACC1:exs#774.itm 0.0000 6.4067 + sobel:core/ACC1:acc#274 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#274.itm 0.0000 7.1676 + sobel:core/ACC1:slc#80 0.0000 7.1676 + sobel:core/ACC1:slc#80.itm 0.0000 7.1676 + sobel:core/ACC1:acc#280 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#280.itm 0.0000 7.9285 + sobel:core/ACC1:acc#284 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#284.itm 0.0000 8.7821 + sobel:core/ACC1:acc#287 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#287.itm 0.0000 9.4733 + sobel:core/ACC1:acc#290 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#290.itm 0.0000 10.3115 + sobel:core/ACC1:acc#292 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#292.itm 0.0000 11.5464 + sobel:core/ACC1:acc#294 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#294.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#124 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#124.itm 0.0000 13.7288 + sobel:core/ACC1:acc#267 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#267.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#124 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#124.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 4 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#735 0.0000 2.3449 + sobel:core/conc#735.itm 0.0000 2.3449 + sobel:core/ACC1:acc#135 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#135.itm 0.0000 2.9974 + sobel:core/ACC1:slc#7 0.0000 2.9974 + sobel:core/ACC1:slc#7.itm 0.0000 2.9974 + sobel:core/conc#734 0.0000 2.9974 + sobel:core/conc#734.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#737 0.0000 4.2869 + sobel:core/conc#737.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 5 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#7 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#7.itm 0.0000 2.3449 + sobel:core/ACC1-1:not#107 mgc_not_1 0.0000 2.3449 + sobel:core/ACC1-1:not#107.itm 0.0000 2.3449 + sobel:core/ACC1:conc#446 0.0000 2.3449 + sobel:core/ACC1:conc#446.itm 0.0000 2.3449 + sobel:core/ACC1:acc#135 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#135.itm 0.0000 2.9974 + sobel:core/ACC1:slc#7 0.0000 2.9974 + sobel:core/ACC1:slc#7.itm 0.0000 2.9974 + sobel:core/conc#734 0.0000 2.9974 + sobel:core/conc#734.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#737 0.0000 4.2869 + sobel:core/conc#737.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 6 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#6 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#6.itm 0.0000 2.3449 + sobel:core/conc#736 0.0000 2.3449 + sobel:core/conc#736.itm 0.0000 2.3449 + sobel:core/ACC1:acc#134 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#134.itm 0.0000 2.9974 + sobel:core/ACC1:slc#9 0.0000 2.9974 + sobel:core/ACC1:slc#9.itm 0.0000 2.9974 + sobel:core/ACC1:conc#450 0.0000 2.9974 + sobel:core/ACC1:conc#450.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#737 0.0000 4.2869 + sobel:core/conc#737.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 7 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#735 0.0000 2.3449 + sobel:core/conc#735.itm 0.0000 2.3449 + sobel:core/ACC1:acc#135 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#135.itm 0.0000 2.9974 + sobel:core/ACC1:slc#7 0.0000 2.9974 + sobel:core/ACC1:slc#7.itm 0.0000 2.9974 + sobel:core/conc#734 0.0000 2.9974 + sobel:core/conc#734.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4.itm 0.0000 4.2869 + sobel:core/ACC1-1:not#133 mgc_not_1 0.0000 4.2869 + sobel:core/ACC1-1:not#133.itm 0.0000 4.2869 + sobel:core/ACC1:conc#454 0.0000 4.2869 + sobel:core/ACC1:conc#454.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 8 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#6 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#6.itm 0.0000 2.3449 + sobel:core/conc#736 0.0000 2.3449 + sobel:core/conc#736.itm 0.0000 2.3449 + sobel:core/ACC1:acc#134 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#134.itm 0.0000 2.9974 + sobel:core/ACC1:slc#9 0.0000 2.9974 + sobel:core/ACC1:slc#9.itm 0.0000 2.9974 + sobel:core/ACC1:conc#450 0.0000 2.9974 + sobel:core/ACC1:conc#450.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4.itm 0.0000 4.2869 + sobel:core/ACC1-1:not#133 mgc_not_1 0.0000 4.2869 + sobel:core/ACC1-1:not#133.itm 0.0000 4.2869 + sobel:core/ACC1:conc#454 0.0000 4.2869 + sobel:core/ACC1:conc#454.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 9 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#7).itm 0.0000 0.0000 + sobel:core/ACC1:not mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not.itm 0.0000 0.0000 + sobel:core/ACC1:acc#133 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#133.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#7 0.0000 2.3449 + sobel:core/slc(acc.psp#2.sva)#7.itm 0.0000 2.3449 + sobel:core/ACC1-1:not#107 mgc_not_1 0.0000 2.3449 + sobel:core/ACC1-1:not#107.itm 0.0000 2.3449 + sobel:core/ACC1:conc#446 0.0000 2.3449 + sobel:core/ACC1:conc#446.itm 0.0000 2.3449 + sobel:core/ACC1:acc#135 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#135.itm 0.0000 2.9974 + sobel:core/ACC1:slc#7 0.0000 2.9974 + sobel:core/ACC1:slc#7.itm 0.0000 2.9974 + sobel:core/conc#734 0.0000 2.9974 + sobel:core/conc#734.itm 0.0000 2.9974 + sobel:core/ACC1:acc#137 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#137.itm 0.0000 3.7583 + sobel:core/ACC1:slc 0.0000 3.7583 + sobel:core/ACC1:slc.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#107 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#107.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4 0.0000 4.2869 + sobel:core/slc(ACC1:acc#107.psp#2.sva)#4.itm 0.0000 4.2869 + sobel:core/ACC1-1:not#133 mgc_not_1 0.0000 4.2869 + sobel:core/ACC1-1:not#133.itm 0.0000 4.2869 + sobel:core/ACC1:conc#454 0.0000 4.2869 + sobel:core/ACC1:conc#454.itm 0.0000 4.2869 + sobel:core/ACC1:acc#139 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#139.itm 0.0000 4.9394 + sobel:core/ACC1:slc#11 0.0000 4.9394 + sobel:core/ACC1:slc#11.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#116 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#116.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#116.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#145 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#145.itm 0.0000 5.2670 + sobel:core/conc#729 0.0000 5.2670 + sobel:core/conc#729.itm 0.0000 5.2670 + sobel:core/ACC1:acc#140 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#140.itm 0.0000 5.7029 + sobel:core/ACC1:slc#12 0.0000 5.7029 + sobel:core/acc.imod#14.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3 0.0000 5.7029 + sobel:core/slc(acc.imod#14.sva)#3.itm 0.0000 5.7029 + sobel:core/ACC1-1:not#25 mgc_not_1 0.0000 5.7029 + sobel:core/ACC1-1:not#25.itm 0.0000 5.7029 + sobel:core/ACC1:conc#459 0.0000 5.7029 + sobel:core/ACC1:conc#459.itm 0.0000 5.7029 + sobel:core/ACC1:acc#141 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#141.itm 0.0000 6.1389 + sobel:core/ACC1:slc#13 0.0000 6.1389 + sobel:core/acc.imod#16.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#16.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand.itm 0.0000 6.4067 + sobel:core/ACC1:conc#577 0.0000 6.4067 + sobel:core/ACC1:conc#577.itm 0.0000 6.4067 + sobel:core/ACC1:exs#753 0.0000 6.4067 + sobel:core/ACC1:exs#753.itm 0.0000 6.4067 + sobel:core/ACC1:acc#221 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#221.itm 0.0000 7.1676 + sobel:core/ACC1:slc#66 0.0000 7.1676 + sobel:core/ACC1:slc#66.itm 0.0000 7.1676 + sobel:core/ACC1:acc#227 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#227.itm 0.0000 7.9285 + sobel:core/ACC1:acc#231 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#231.itm 0.0000 8.7821 + sobel:core/ACC1:acc#234 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#234.itm 0.0000 9.4733 + sobel:core/ACC1:acc#237 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#237.itm 0.0000 10.3115 + sobel:core/ACC1:acc#239 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#239.itm 0.0000 11.5464 + sobel:core/ACC1:acc#241 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#241.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#122 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#122.itm 0.0000 13.7288 + sobel:core/ACC1:acc#214 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#214.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#122 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#122.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + 10 sobel:core/vin:rsc:mgc_in_wire.d sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) 16.0441 3.9559 + + Instance Component Delta Delay + -------- --------- ----- ----- + sobel:core/vin:rsc:mgc_in_wire.d 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#3) 0.0000 0.0000 + sobel:core/slc(regs.regs(0).sva#3).itm 0.0000 0.0000 + sobel:core/ACC1:not#163 mgc_not_10 0.0000 0.0000 + sobel:core/ACC1:not#163.itm 0.0000 0.0000 + sobel:core/ACC1:acc#152 mgc_add_10_1_10_1_11 1.1389 1.1389 + sobel:core/ACC1:acc#152.itm 0.0000 1.1389 + sobel:core/ACC1-1:acc#10 mgc_add_11_1_11_1_12 1.2059 2.3449 + sobel:core/acc#10.psp#2.sva 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17 0.0000 2.3449 + sobel:core/slc(acc#10.psp#2.sva)#17.itm 0.0000 2.3449 + sobel:core/conc#715 0.0000 2.3449 + sobel:core/conc#715.itm 0.0000 2.3449 + sobel:core/ACC1:acc#155 mgc_add_2_0_2_0_3 0.6525 2.9974 + sobel:core/ACC1:acc#155.itm 0.0000 2.9974 + sobel:core/ACC1:slc#23 0.0000 2.9974 + sobel:core/ACC1:slc#23.itm 0.0000 2.9974 + sobel:core/conc#714 0.0000 2.9974 + sobel:core/conc#714.itm 0.0000 2.9974 + sobel:core/ACC1:acc#157 mgc_add_3_0_3_0_4 0.7609 3.7583 + sobel:core/ACC1:acc#157.itm 0.0000 3.7583 + sobel:core/ACC1:slc#25 0.0000 3.7583 + sobel:core/ACC1:slc#25.itm 0.0000 3.7583 + sobel:core/ACC1-1:acc#113 mgc_add_4_0_4_1_6 0.5286 4.2869 + sobel:core/ACC1:acc#113.psp#2.sva 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3 0.0000 4.2869 + sobel:core/slc(ACC1:acc#113.psp#2.sva)#3.itm 0.0000 4.2869 + sobel:core/conc#717 0.0000 4.2869 + sobel:core/conc#717.itm 0.0000 4.2869 + sobel:core/ACC1:acc#159 mgc_add_2_0_2_0_3 0.6525 4.9394 + sobel:core/ACC1:acc#159.itm 0.0000 4.9394 + sobel:core/ACC1:slc#27 0.0000 4.9394 + sobel:core/ACC1:slc#27.itm 0.0000 4.9394 + sobel:core/ACC1-1:acc#120 mgc_add_2_0_2_1_4 0.3276 5.2670 + sobel:core/ACC1:acc#120.psp#1.sva 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva) 0.0000 5.2670 + sobel:core/slc(ACC1:acc#120.psp#1.sva).itm 0.0000 5.2670 + sobel:core/ACC1-1:not#149 mgc_not_2 0.0000 5.2670 + sobel:core/ACC1-1:not#149.itm 0.0000 5.2670 + sobel:core/conc#709 0.0000 5.2670 + sobel:core/conc#709.itm 0.0000 5.2670 + sobel:core/ACC1:acc#160 mgc_add_3_0_3_1_5 0.4359 5.7029 + sobel:core/ACC1:acc#160.itm 0.0000 5.7029 + sobel:core/ACC1:slc#28 0.0000 5.7029 + sobel:core/acc.imod#22.sva 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2 0.0000 5.7029 + sobel:core/slc(acc.imod#22.sva)#2.itm 0.0000 5.7029 + sobel:core/conc#708 0.0000 5.7029 + sobel:core/conc#708.itm 0.0000 5.7029 + sobel:core/ACC1:acc#161 mgc_add_3_0_3_1_5 0.4359 6.1389 + sobel:core/ACC1:acc#161.itm 0.0000 6.1389 + sobel:core/ACC1:slc#29 0.0000 6.1389 + sobel:core/acc.imod#24.sva 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2 0.0000 6.1389 + sobel:core/slc(acc.imod#24.sva)#2.itm 0.0000 6.1389 + sobel:core/ACC1-1:nand#2 mgc_nand_1_2 0.2679 6.4067 + sobel:core/ACC1-1:nand#2.itm 0.0000 6.4067 + sobel:core/ACC1:conc#607 0.0000 6.4067 + sobel:core/ACC1:conc#607.itm 0.0000 6.4067 + sobel:core/ACC1:exs#774 0.0000 6.4067 + sobel:core/ACC1:exs#774.itm 0.0000 6.4067 + sobel:core/ACC1:acc#274 mgc_add_3_0_3_0_4 0.7609 7.1676 + sobel:core/ACC1:acc#274.itm 0.0000 7.1676 + sobel:core/ACC1:slc#80 0.0000 7.1676 + sobel:core/ACC1:slc#80.itm 0.0000 7.1676 + sobel:core/ACC1:acc#280 mgc_add_3_0_3_0_4 0.7609 7.9285 + sobel:core/ACC1:acc#280.itm 0.0000 7.9285 + sobel:core/ACC1:acc#284 mgc_add_4_0_4_0_5 0.8536 8.7821 + sobel:core/ACC1:acc#284.itm 0.0000 8.7821 + sobel:core/ACC1:acc#287 mgc_add_6_0_6_1_8 0.6912 9.4733 + sobel:core/ACC1:acc#287.itm 0.0000 9.4733 + sobel:core/ACC1:acc#290 mgc_add_8_0_8_1_10 0.8382 10.3115 + sobel:core/ACC1:acc#290.itm 0.0000 10.3115 + sobel:core/ACC1:acc#292 mgc_add_9_0_8_0_10 1.2349 11.5464 + sobel:core/ACC1:acc#292.itm 0.0000 11.5464 + sobel:core/ACC1:acc#294 mgc_add_10_0_10_1_11 1.1389 12.6854 + sobel:core/ACC1:acc#294.itm 0.0000 12.6854 + sobel:core/ACC1-1:acc#124 mgc_add_11_0_11_1_13 1.0435 13.7288 + sobel:core/ACC1-1:acc#124.itm 0.0000 13.7288 + sobel:core/ACC1:acc#267 mgc_add_11_0_11_1_13 1.0435 14.7723 + sobel:core/ACC1:acc#267.itm 0.0000 14.7723 + sobel:core/ACC1-3:acc#124 mgc_add_12_1_12_1_13 1.2718 16.0441 + sobel:core/ACC1-3:acc#124.itm 0.0000 16.0441 + sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) mgc_reg_pos_12_1_0_0_0_1_1 0.0000 16.0441 + + + Register Input and Register-to-Output Slack + Clock period or pin-to-reg delay constraint (clk): 20.0 + Clock uncertainty constraint (clk) : 0.0 + + Instance Port Slack (Delay) Messages + ------------------------------------------------ ------------------------------------ ------- ------- -------- + sobel:core/reg(vout:rsc:mgc_out_stdreg.d) mux.itm 4.7285 15.2715 + sobel:core/reg(in(2).sva#1) mux#1.itm 17.5676 2.4324 + sobel:core/reg(ACC1:acc#341.itm#1) ACC1:acc#341.itm 4.1682 15.8318 + sobel:core/reg(in(0).sva#1) mux#2.itm 17.5676 2.4324 + sobel:core/reg(exit:FRAME:for.sva#1.st#1) FRAME:for:not#7.itm 18.4843 1.5157 + sobel:core/reg(FRAME:for:acc#26.itm#1) FRAME:for:acc#26.itm 12.8675 7.1325 + sobel:core/reg(FRAME:for:slc(in(2).sva).itm#1) ACC1-3:acc#124.itm 3.9559 16.0441 + sobel:core/reg(exit:FRAME:for.lpi#1.dfm#3) exit:FRAME:for.lpi#1.dfm#4 12.6737 7.3263 + sobel:core/reg(FRAME:for:acc#24.itm#1) FRAME:for:acc#24.itm 12.5726 7.4274 + sobel:core/reg(FRAME:for:slc(in(0).sva).itm#1) ACC1-3:acc#122.itm 3.9559 16.0441 + sobel:core/reg(i#6.sva#1) i#6.sva#2 17.8528 2.1472 + sobel:core/reg(exit:FRAME#1.sva) FRAME:and.itm 16.3597 3.6403 + sobel:core/reg(main.stage_0#2) Cn1_1#2 20.0000 0.0000 + sobel:core/reg(ACC1:acc#110.psp#1.lpi#1.dfm.sg1) ACC1:acc#110.psp#1.lpi#1.dfm.sg1:mx0 6.4362 13.5638 + sobel:core/reg(ACC1:acc#125.psp.lpi#1.dfm) ACC1:acc#125.psp.lpi#1.dfm:mx0 6.3282 13.6718 + sobel:core/reg(ACC1:acc#118.psp.lpi#1.dfm.sg1) ACC1:acc#118.psp.lpi#1.dfm.sg1:mx0 7.7867 12.2133 + sobel:core/reg(regs.regs(2).lpi#1.dfm.sg2) regs.regs(2).lpi#1.dfm.sg2:mx0 12.8675 7.1325 + sobel:core/reg(regs.regs(2).lpi#1.dfm#1) regs.regs(2).lpi#1.dfm#1:mx0 12.5726 7.4274 + sobel:core/reg(acc.imod#7.lpi#1.dfm) acc.imod#7.lpi#1.dfm:mx0 4.1682 15.8318 + sobel:core/reg(acc.imod#6.lpi#1.dfm.sg1) acc.imod#6.lpi#1.dfm.sg1:mx0 5.0202 14.9798 + sobel:core/reg(regs.regs(1).sva) regs.regs(1).sva.dfm:mx0 12.5726 7.4274 + sobel:core/reg(regs.regs(0).sva) regs.regs(0).sva.dfm:mx0 12.5726 7.4274 + sobel:core/reg(exit:FRAME.lpi#1.dfm#1) exit:FRAME.lpi#1.dfm#1:mx0 16.3597 3.6403 + sobel:core/reg(ACC1:acc#125.psp#1.lpi#1.dfm) ACC1:acc#125.psp#1.lpi#1.dfm:mx0 6.3282 13.6718 + sobel:core/reg(acc.imod#18.lpi#1.dfm.sg1) acc.imod#18.lpi#1.dfm.sg1:mx0 5.0202 14.9798 + sobel:core/reg(ACC1:acc#110.psp#2.lpi#1.dfm.sg1) ACC1:acc#110.psp#2.lpi#1.dfm.sg1:mx0 6.4362 13.5638 + sobel:core/reg(acc.imod#20.lpi#1.dfm) acc.imod#20.lpi#1.dfm:mx0 4.9112 15.0888 + sobel:core/reg(ACC1:acc#118.psp#1.lpi#1.dfm.sg1) ACC1:acc#118.psp#1.lpi#1.dfm.sg1:mx0 7.8794 12.1206 + sobel:core/reg(FRAME:p#1.lpi#1) mux#18.itm 17.4604 2.5396 + sobel vout:rsc.z 20.0000 0.0000 + + Operator Bitwidth Summary + Operation Size (bits) Count + ---------- ----------- ----- + add + - 19 1 + - 16 4 + - 13 14 + - 12 7 + - 11 17 + - 10 17 + - 9 10 + - 8 8 + - 7 15 + - 6 15 + - 5 39 + - 4 79 + - 3 25 + - 2 8 + and + - 3 6 + - 2 5 + mul + - 13 7 + - 12 6 + - 9 1 + mux + - 2 6 + - 1 21 + nand + - 2 9 + nor + - 2 2 + not + - 10 9 + - 3 4 + - 2 8 + - 1 92 + or + - 3 1 + - 2 4 + read_port + - 90 1 + reg + - 90 2 + - 30 3 + - 19 1 + - 16 2 + - 13 2 + - 12 5 + - 3 2 + - 2 7 + - 1 5 + write_port + - 30 1 + + End of Report |