summaryrefslogtreecommitdiffstats
path: root/Sobel/Sobel Quartus/output_files/sobel.map.smsg
blob: b20d3c9c75095c2402f2c61043008b3e34348bd4 (plain)
1
Warning (10268): Verilog HDL information at cycle.v(30): always construct contains both blocking and non-blocking assignments