aboutsummaryrefslogtreecommitdiffstats
path: root/riscV/Asmgen.v
Commit message (Expand)AuthorAgeFilesLines
* Adding both RV expansion methods in kvx-workLéo Gourdin2021-05-191-0/+344
* Removing expansions from AsmgenLéo Gourdin2021-04-091-344/+0
* Removing addptrofs draft, next will be mergingLéo Gourdin2021-04-091-14/+0
* Important commit on expansions' mini CSE, and a draft for addptrofsLéo Gourdin2021-04-061-13/+45
* a more general way to manage special registers before introducing SPLéo Gourdin2021-03-301-68/+89
* Now a more general way to perform imm operationsLéo Gourdin2021-03-301-6/+9
* Adding more expansions, improving miniCSE, and tuning prepassLéo Gourdin2021-03-261-0/+24
* Merge remote-tracking branch 'origin/riscv-work' into riscv-work-fpinit-stillexpLéo Gourdin2021-03-061-4/+4
|\
| * Adding a mini CSE pass in the expansion oracleLéo Gourdin2021-03-061-4/+4
* | Asmcondexp branche useful to benchmark expansionsLéo Gourdin2021-03-021-0/+247
|/
* Merge conflicts solved and cleaning in Asmgenproof after expansionLéo Gourdin2021-03-021-253/+0
* Merge remote-tracking branch 'origin/riscV-cmov' into riscv-workLéo Gourdin2021-03-021-0/+25
|\
| * asmgen OselectlDavid Monniaux2021-02-021-0/+7
| * Asmgen for bits / floatDavid Monniaux2021-02-011-0/+13
* | Proof of fsval condition cmp okLéo Gourdin2021-03-011-4/+4
* | [Admitted checker] Duplicating Asm Ceq/Cne and draft checker proofLéo Gourdin2021-02-111-0/+32
* | [Admitted checker] Adding cbranch expansions (without scratch) to the checkerLéo Gourdin2021-02-101-1/+1
* | [Admitted checker] Checker expansion for reg Ocmp (without scratch)Léo Gourdin2021-02-101-14/+14
* | cond and branches expandedLéo Gourdin2021-02-061-23/+65
* | All Ocmp expanded in RTLLéo Gourdin2021-02-031-7/+37
* | Ccomp for longLéo Gourdin2021-02-031-3/+44
* | Ccompu expansionLéo Gourdin2021-02-021-0/+9
* | Expansion of Ccompimm in RTL [Admitted checker]Léo Gourdin2021-02-021-2/+38
|/
* Merge branch 'dm-div2' of https://github.com/monniaux/CompCert into mppa-workDavid Monniaux2020-01-151-10/+20
|\
| * 64-bit signed division by two codeDavid Monniaux2020-01-141-5/+10
| * rv32: 3-instruction signed divide-by-two sequence (as opposed to 4)David Monniaux2020-01-141-5/+10
* | Merge remote-tracking branch 'origin/mppa-work' into mppa-non-trapping-loadDavid Monniaux2019-12-021-0/+2
|\ \
| * | fix compile for rv32David Monniaux2019-10-161-0/+2
| |/
* / fix for Risc-VDavid Monniaux2019-09-071-4/+9
|/
* RISC-V port and assorted changesXavier Leroy2017-04-281-0/+936
generated by cgit (git 2.34.1) at 2024-05-09 10:09:04 +0000