index
:
compcert-kvx
CPP22_if_lifting
CPP22_main
master
patched_for_velus
riscV-cmov
ssa
vericert
vericert-kvx
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
riscV
/
Asmgenproof1.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Adding a mini CSE pass in the expansion oracle
Léo Gourdin
2021-03-06
1
-3
/
+3
*
Merge conflicts solved and cleaning in Asmgenproof after expansion
Léo Gourdin
2021-03-02
1
-747
/
+87
*
Merge remote-tracking branch 'origin/riscV-cmov' into riscv-work
Léo Gourdin
2021-03-02
1
-0
/
+48
|
\
|
*
asmgen Oselectl
David Monniaux
2021-02-02
1
-0
/
+4
*
|
Proof of fsval condition cmp ok
Léo Gourdin
2021-03-01
1
-4
/
+5
*
|
Proof of Ocmp expansions without immediate and some drafts in comment
Léo Gourdin
2021-02-18
1
-1
/
+1
*
|
[Admitted checker] Duplicating Asm Ceq/Cne and draft checker proof
Léo Gourdin
2021-02-11
1
-5
/
+64
*
|
[Admitted checker] Checker expansion for reg Ocmp (without scratch)
Léo Gourdin
2021-02-10
1
-8
/
+8
*
|
cond and branches expanded
Léo Gourdin
2021-02-06
1
-10
/
+71
*
|
All Ocmp expanded in RTL
Léo Gourdin
2021-02-03
1
-6
/
+6
*
|
Ccomp for long
Léo Gourdin
2021-02-03
1
-6
/
+8
*
|
Ccompu expansion
Léo Gourdin
2021-02-02
1
-161
/
+154
*
|
Expansion of Ccompimm in RTL [Admitted checker]
Léo Gourdin
2021-02-02
1
-0
/
+11
|
/
*
maketotal mod & div
David Monniaux
2020-09-21
1
-2
/
+43
*
Merge branch 'dm-div2' of https://github.com/monniaux/CompCert into mppa-work
David Monniaux
2020-01-15
1
-16
/
+29
|
\
|
*
64-bit signed division by two code
David Monniaux
2020-01-14
1
-8
/
+15
|
*
rv32: 3-instruction signed divide-by-two sequence (as opposed to 4)
David Monniaux
2020-01-14
1
-8
/
+14
*
|
Merge tag 'v3.6_mppa_2019-09-20' of gricad-gitlab.univ-grenoble-alpes.fr:sixc...
David Monniaux
2019-09-20
1
-20
/
+4
|
\
|
|
*
Fix compile for architectures other than AArch64 (#192)
Bernhard Schommer
2019-08-17
1
-4
/
+4
|
*
AArch64 port
Xavier Leroy
2019-08-08
1
-16
/
+0
*
|
fix for Risc-V
David Monniaux
2019-09-07
1
-3
/
+4
|
/
*
Move Z definitions out of Integers and into Zbits
Xavier Leroy
2019-04-26
1
-8
/
+8
*
RISC-V port and assorted changes
Xavier Leroy
2017-04-28
1
-0
/
+1411