index
:
compcert-kvx
CPP22_if_lifting
CPP22_main
master
patched_for_velus
riscV-cmov
ssa
vericert
vericert-kvx
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
riscV
/
PrintOp.ml
Commit message (
Expand
)
Author
Age
Files
Lines
*
Removing addptrofs draft, next will be merging
Léo Gourdin
2021-04-09
1
-2
/
+0
*
Important commit on expansions' mini CSE, and a draft for addptrofs
Léo Gourdin
2021-04-06
1
-7
/
+10
*
a more general way to manage special registers before introducing SP
Léo Gourdin
2021-03-30
1
-51
/
+47
*
Now a more general way to perform imm operations
Léo Gourdin
2021-03-30
1
-2
/
+5
*
Refactoring the mayundef OP to be more general...
Léo Gourdin
2021-03-30
1
-3
/
+7
*
bugfix and printOp
Léo Gourdin
2021-03-26
1
-0
/
+6
*
Adding more expansions, improving miniCSE, and tuning prepass
Léo Gourdin
2021-03-26
1
-2
/
+8
*
Merge remote-tracking branch 'origin/riscv-work' into riscv-work-fpinit-stillexp
Léo Gourdin
2021-03-06
1
-2
/
+3
|
\
|
*
Adding a mini CSE pass in the expansion oracle
Léo Gourdin
2021-03-06
1
-2
/
+3
*
|
[Admitted checker] Oracle expansion for float/float32 constant init
Léo Gourdin
2021-03-02
1
-4
/
+4
|
/
*
Merge remote-tracking branch 'origin/riscV-cmov' into riscv-work
Léo Gourdin
2021-03-02
1
-0
/
+5
|
\
|
*
Adding missing operators in PrintOp for debugging
Léo Gourdin
2021-02-25
1
-0
/
+5
*
|
Try to save values in virtual registers during expansion
Léo Gourdin
2021-03-01
1
-5
/
+17
*
|
Proof of fsval condition cmp ok
Léo Gourdin
2021-03-01
1
-2
/
+2
*
|
cond and branches expanded
Léo Gourdin
2021-02-06
1
-0
/
+30
*
|
Ccomp for long
Léo Gourdin
2021-02-03
1
-0
/
+10
*
|
Ccompu expansion
Léo Gourdin
2021-02-02
1
-0
/
+2
*
|
Expansion of Ccompimm in RTL [Admitted checker]
Léo Gourdin
2021-02-02
1
-0
/
+12
|
/
*
RISC-V port and assorted changes
Xavier Leroy
2017-04-28
1
-0
/
+166