aboutsummaryrefslogtreecommitdiffstats
path: root/verilog/ConstpropOpproof.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-09-17 17:06:28 +0100
committerYann Herklotz <git@yannherklotz.com>2023-04-27 11:53:24 +0100
commit9a3143dad1b119250d0553562a436f5f5f57269b (patch)
treea3a874d262e7dec83f7575fd3f1a72b8342d10f6 /verilog/ConstpropOpproof.v
parent01c2e94a38f91af008e21a7be998da2db34ade03 (diff)
downloadcompcert-9a3143dad1b119250d0553562a436f5f5f57269b.tar.gz
compcert-9a3143dad1b119250d0553562a436f5f5f57269b.zip
Replace omega by lia
Diffstat (limited to 'verilog/ConstpropOpproof.v')
-rw-r--r--verilog/ConstpropOpproof.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/verilog/ConstpropOpproof.v b/verilog/ConstpropOpproof.v
index 6d2df9c1..c0bdaa76 100644
--- a/verilog/ConstpropOpproof.v
+++ b/verilog/ConstpropOpproof.v
@@ -532,7 +532,7 @@ Proof.
Int.bit_solve. destruct (zlt i0 n0).
replace (Int.testbit n i0) with (negb (Int.testbit Int.zero i0)).
rewrite Int.bits_zero. simpl. rewrite andb_true_r. auto.
- rewrite <- EQ. rewrite Int.bits_zero_ext by omega. rewrite zlt_true by auto.
+ rewrite <- EQ. rewrite Int.bits_zero_ext by lia. rewrite zlt_true by auto.
rewrite Int.bits_not by auto. apply negb_involutive.
rewrite H6 by auto. auto.
econstructor; split; eauto. auto.