summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2022-03-31 12:12:00 +0100
committerYann Herklotz <git@yannherklotz.com>2022-03-31 12:12:00 +0100
commitbda13f9724a006c4e30a92f9aca648af0d2c1665 (patch)
tree88140dd68fa4935040b6171a88cf2bcd8dfed63d
parenta38481d9943482e42ba4cc5cc409969786f5a6d2 (diff)
parent54cc08af8a57964fdc254e72e556c89d65a30a65 (diff)
downloadfccm22_rsvhls-bda13f9724a006c4e30a92f9aca648af0d2c1665.tar.gz
fccm22_rsvhls-bda13f9724a006c4e30a92f9aca648af0d2c1665.zip
Merge remote-tracking branch 'origin/master'
-rw-r--r--verified_resource_sharing.tex2
1 files changed, 1 insertions, 1 deletions
diff --git a/verified_resource_sharing.tex b/verified_resource_sharing.tex
index 4c403fc..3b6313b 100644
--- a/verified_resource_sharing.tex
+++ b/verified_resource_sharing.tex
@@ -124,7 +124,7 @@ It transforms its input through a series of ten intermediate languages before ge
%This design ensures that each individual pass remains relatively simple and hence feasible to prove correct.
The correctness proof of the entire compiler is formed by composing the correctness proofs of each of those passes.
\YHchanged{That the Csmith compiler testing tool}~\cite{csmith} has found hundreds of bugs in GCC and LLVM but none in (the verified parts of) CompCert is a testament to the reliability of this development approach.
-\YHchanged{However, we} cannot guarantee \vericertfun{} designs will never go wrong, because of fallible components not covered by the theorem, such as the synthesis toolchain~\cite{verismith} and the FPGA itself.
+\YHchanged{In \vericertfun{} designs, however, we cannot guarantee that they will never go wrong, because of fallible components not covered by the theorem, such as the synthesis toolchain~\cite{verismith} and the FPGA itself.}
\paragraph{The \vericert{} verified HLS tool}