blob: 9bdacc1577e1359c2db73336d29ce4023b61f285 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
\environment fonts_env
\environment lsr_env
\startcomponent pipelining
\chapter[sec:pipelining]{Loop Pipelining}
\startsynopsis
This section describes the future plans of implementing loop pipelining in Vericert, also called
loop scheduling. This addresses the final major issue with Vericert, which is efficiently
handling loops.
\stopsynopsis
Standard instruction scheduling only addresses parallelisation inside hyperblocks, which are linear
sections of code. However, loops are often the most critical sections in code, and scheduling only
addresses parallelisation within one iteration.
\section{Introduction to loop pipelining}
\section{Bibliography}
\placelistofpublications
\stopcomponent
|
