aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2020-08-13 19:29:03 +0100
committerYann Herklotz <git@yannherklotz.com>2020-08-13 19:29:03 +0100
commit15c5290ad1c656f7801a8499ae310c8aafa7af09 (patch)
tree26938b2e818f38e6d9d52e7ed97dc7db096ad736
parent8f6987000e9bd7d8d5cabf7bc36ed531b3d3db80 (diff)
downloadverismith-15c5290ad1c656f7801a8499ae310c8aafa7af09.tar.gz
verismith-15c5290ad1c656f7801a8499ae310c8aafa7af09.zip
Add FPGA'20 DOI link
-rw-r--r--README.md1
1 files changed, 1 insertions, 0 deletions
diff --git a/README.md b/README.md
index 350cf30..e746bf1 100644
--- a/README.md
+++ b/README.md
@@ -1,6 +1,7 @@
# Verismith
[![Build Status](https://travis-ci.com/ymherklotz/verismith.svg?token=qfBKKGwxeWkjDsy7e16x&branch=master)](https://travis-ci.com/ymherklotz/verismith)
+[![FPGA'20 DOI](https://img.shields.io/badge/FPGA'20%20DOI-10.1145%2F3373087.3375310-blue)](https://doi.org/10.1145/3373087.3375310)
[![DOI](https://zenodo.org/badge/DOI/10.5281/zenodo.3598790.svg)](https://doi.org/10.5281/zenodo.3598790)
Verilog Fuzzer to test the major verilog compilers by generating random, valid and deterministic Verilog.