aboutsummaryrefslogtreecommitdiffstats
path: root/src/Verismith/Tool
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-07-14 19:52:49 +0200
committerYann Herklotz <git@yannherklotz.com>2021-07-14 19:52:49 +0200
commit4042138101d433cefed0a9157a2dc6fda54e4b60 (patch)
treed273432312b1f101eda968618ab11a42bdee683f /src/Verismith/Tool
parent6547ca0b1d6244fcced31ce119ff5841cb60b086 (diff)
downloadverismith-4042138101d433cefed0a9157a2dc6fda54e4b60.tar.gz
verismith-4042138101d433cefed0a9157a2dc6fda54e4b60.zip
Add changes to Icarus for fuzzing
Diffstat (limited to 'src/Verismith/Tool')
-rw-r--r--src/Verismith/Tool/Icarus.hs5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/Verismith/Tool/Icarus.hs b/src/Verismith/Tool/Icarus.hs
index c020b61..04ec6a4 100644
--- a/src/Verismith/Tool/Icarus.hs
+++ b/src/Verismith/Tool/Icarus.hs
@@ -32,6 +32,7 @@ import qualified Data.ByteString.Lazy as L (ByteString)
import Data.Char (digitToInt)
import Data.Foldable (fold)
import Data.List (transpose)
+import Data.List.NonEmpty (NonEmpty(..), fromList)
import Data.Maybe (listToMaybe)
import Data.Text (Text)
import qualified Data.Text as T
@@ -204,7 +205,7 @@ tbModule' ids bss top =
BlockAssign
(Assign "clk" Nothing (UnOp UnNot (Id "clk"))),
Always . EventCtrl (EPosEdge "clk") . Just . SysTaskEnable $
- Task "strobe" ["%b", Id "y"]
+ Task "strobe" ["%b", Concat (fromList $ fmap Id outputs)]
]
[]
]
@@ -214,6 +215,8 @@ tbModule' ids bss top =
. filter (/= (Id "clk"))
$ (Id . fromPort <$> (top ^. modInPorts)))
inIds = RegConcat $ fmap Id ids
+ outputs = top^..modOutPorts.traverse.portName
+
counterTestBench :: CounterEg -> (ModDecl ann) -> (Verilog ann)
counterTestBench (CounterEg _ states) m = tbModule filtered m