| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Add reduction stage back | Yann Herklotz | 2019-12-26 | 1 | -0/+1 | |
| * | Bump to version 0.6.0.0v0.6.0.0 | Yann Herklotz | 2019-12-25 | 1 | -2/+2 | |
| * | Add synthesis tools | Yann Herklotz | 2019-12-19 | 1 | -0/+3 | |
| * | Add links | Yann Herklotz | 2019-12-19 | 1 | -4/+4 | |
| * | Add external dependencies to README | Yann Herklotz | 2019-12-19 | 1 | -2/+7 | |
| * | Add new Yosys report | Yann Herklotz | 2019-12-13 | 2 | -0/+16 | |
| * | Add quartuslight | Yann Herklotz | 2019-12-10 | 1 | -2/+2 | |
| * | Do not run counter example if no rerunner is specified | Yann Herklotz | 2019-12-03 | 7 | -26/+40 | |
| * | Set aigsmt to none | Yann Herklotz | 2019-12-03 | 1 | -1/+1 | |
| * | More minimisation | Yann Herklotz | 2019-12-03 | 2 | -3/+11 | |
| * | Move to resourcesv0.5.0.1fpga20 | Yann Herklotz | 2019-11-26 | 1 | -6/+10 | |
| * | Add more information in README | Yann Herklotz | 2019-11-26 | 1 | -2/+2 | |
| * | Update link to paper | Yann Herklotz | 2019-11-26 | 1 | -1/+1 | |
| * | Update links in the readme | Yann Herklotz | 2019-11-26 | 1 | -1/+6 | |
| * | Add new yosys report | Yann Herklotz | 2019-11-26 | 1 | -0/+80 | |
| * | Add different identifier for forloops | Yann Herklotz | 2019-11-24 | 1 | -15/+17 | |
| * | Upgrade version to v0.5.0.0v0.5.0.0 | Yann Herklotz | 2019-11-24 | 1 | -2/+2 | |
| * | Add ModConnNamed in testbench | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| * | Add extension to simulation reduction | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| * | Fix more changes to for loops | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| * | Do not mutate the expression in the for loop | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| * | Fix build | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| * | Add output of v file during reduction | Yann Herklotz | 2019-11-24 | 2 | -35/+20 | |
| * | Show the result as it is run | Yann Herklotz | 2019-11-24 | 1 | -4/+4 | |
| * | Add cross-check between netlists | Yann Herklotz | 2019-11-24 | 3 | -11/+16 | |
| * | Merge branch 'master' of github.com:ymherklotz/verismith | Yann Herklotz | 2019-11-24 | 2 | -2/+2 | |
| |\ | ||||||
| | * | Icarus bug fixed | Yann Herklotz | 2019-11-16 | 2 | -2/+2 | |
| * | | Fix counter-example simulation run | Yann Herklotz | 2019-11-24 | 1 | -1/+1 | |
| |/ | ||||||
| * | Support proper Quartus Pro version | Yann Herklotz | 2019-11-14 | 7 | -41/+168 | |
| * | Add Cyclone 10 LP and GX | Yann Herklotz | 2019-11-14 | 1 | -33/+473 | |
| * | Update bug | Yann Herklotz | 2019-11-14 | 1 | -0/+10 | |
| * | Add first quartus bug | Yann Herklotz | 2019-11-14 | 1 | -0/+19 | |
| * | Update description | Yann Herklotz | 2019-11-14 | 1 | -1/+1 | |
| * | Add yosys 0.9 bug | Yann Herklotz | 2019-11-14 | 1 | -0/+60 | |
| * | Update bug reports | Yann Herklotz | 2019-11-14 | 11 | -28/+97 | |
| * | Add proper reports to bugs | Yann Herklotz | 2019-11-14 | 34 | -2091/+810 | |
| * | Add delay to finish | Yann Herklotz | 2019-11-14 | 1 | -1/+1 | |
| * | Add z3 as default equivalence check with ABC | Yann Herklotz | 2019-11-14 | 1 | -0/+1 | |
| * | Update x | Yann Herklotz | 2019-11-13 | 1 | -6/+6 | |
| * | Add icarus verilog bug | Yann Herklotz | 2019-11-13 | 1 | -0/+6 | |
| * | Add enable to dffeas | Yann Herklotz | 2019-11-12 | 1 | -8/+10 | |
| * | Add reduction for simulation failures | Yann Herklotz | 2019-11-12 | 7 | -72/+176 | |
| * | Use text to store counter-example | Yann Herklotz | 2019-11-12 | 1 | -15/+15 | |
| * | Remove second trigger for always block | Yann Herklotz | 2019-11-12 | 1 | -1/+1 | |
| * | Add counter example parsing | Yann Herklotz | 2019-11-10 | 8 | -47/+165 | |
| * | Classify Verilog correctly | Yann Herklotz | 2019-11-05 | 1 | -1/+2 | |
| * | Update reducer script | Yann Herklotz | 2019-11-05 | 1 | -8/+22 | |
| * | Add reduction pass to remove constants from concat | Yann Herklotz | 2019-11-05 | 5 | -15/+88 | |
| * | Add asynchronous load | Yann Herklotz | 2019-11-05 | 1 | -2/+6 | |
| * | Add support for Quartus using projects | Yann Herklotz | 2019-11-04 | 2 | -17/+45 | |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |