aboutsummaryrefslogtreecommitdiffstats
path: root/src/Test/VeriFuzz/Verilog
Commit message (Expand)AuthorAgeFilesLines
* Rename files out of the moduleYann Herklotz2019-01-105-1183/+0
* Rename module names so that I can move themYann Herklotz2019-01-104-95/+240
* Add show instance to IdentifierYann Herklotz2019-01-091-4/+8
* [Fix #20] Add more examples and finish makeTopYann Herklotz2019-01-091-0/+31
* Add conversion ByteString -> IntegerYann Herklotz2019-01-021-3/+2
* Add num instance for the delayYann Herklotz2019-01-021-0/+9
* Fix indentationYann Herklotz2019-01-021-10/+10
* Remove Monoid instance for LVal, as it does not quite fitYann Herklotz2019-01-011-9/+0
* Add helper function to turn port into exprYann Herklotz2019-01-011-0/+3
* Add monoid instance for LValYann Herklotz2019-01-011-1/+10
* Fix Monoid instance for ExprYann Herklotz2019-01-011-1/+1
* Add back monoid instance for statementYann Herklotz2019-01-011-0/+3
* Fix logic in CodeGen with maybeYann Herklotz2019-01-011-2/+4
* Fix linting warningsYann Herklotz2019-01-013-8/+8
* FormattingYann Herklotz2019-01-011-3/+3
* Remove empty statement and Monoid instanceYann Herklotz2019-01-011-4/+0
* Fix Semigroup instancesYann Herklotz2019-01-011-4/+8
* Add documentationYann Herklotz2019-01-011-0/+10
* Add string instance to expressionYann Herklotz2019-01-011-12/+42
* Add missing case in functionYann Herklotz2018-12-311-0/+2
* Add show instance and add concat to reglvalYann Herklotz2018-12-314-42/+88
* Fix build errorsYann Herklotz2018-12-311-0/+1
* Remove sep and fromList in favour of foldYann Herklotz2018-12-311-3/+3
* Separate arbitrary from typesYann Herklotz2018-12-311-0/+184
* Large refactorYann Herklotz2018-12-314-317/+138
* Finish module instantiationYann Herklotz2018-12-312-5/+16
* Add direction to Decl and add doctestYann Herklotz2018-12-314-11/+26
* [Fix #17] Add size to portsYann Herklotz2018-12-312-5/+13
* Add doctest testYann Herklotz2018-12-311-0/+8
* [Fix #13, Fix #15] Fix type errors and add inst functionsYann Herklotz2018-12-303-13/+16
* Change modPort type from Maybe to ListYann Herklotz2018-12-301-1/+1
* [Fix #14] Add size to Port typeYann Herklotz2018-12-303-12/+21
* Move helper functionsYann Herklotz2018-12-301-0/+76
* Fix verilog output for output portYann Herklotz2018-12-291-1/+1
* Make generation more controlledYann Herklotz2018-12-291-2/+4
* Rearrange instancesYann Herklotz2018-12-291-5/+5
* Changes to the APIYann Herklotz2018-12-293-23/+33
* Fix documentation and copyrightYann Herklotz2018-12-283-9/+9
* Move verilog files into specific moduleYann Herklotz2018-12-283-0/+751