| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 1 | -61/+0 |
| | | |||||
| * | Switch to Hedgehog in graph and verilog generation | Yann Herklotz | 2019-04-02 | 1 | -11/+0 |
| | | |||||
| * | Fix random generation for Circuit | Yann Herklotz | 2019-04-02 | 1 | -19/+29 |
| | | |||||
| * | Change license name | Yann Herklotz | 2019-03-30 | 1 | -1/+1 |
| | | |||||
| * | Reformat using brittany | Yann Herklotz Grave | 2019-02-25 | 1 | -1/+2 |
| | | |||||
| * | Indent by 4 | Yann Herklotz Grave | 2019-02-17 | 1 | -11/+11 |
| | | |||||
| * | Brittany formatting | Yann Herklotz Grave | 2019-02-17 | 1 | -4/+2 |
| | | |||||
| * | Fix all the compile and test errors | Yann Herklotz | 2019-02-01 | 1 | -0/+9 |
| | | |||||
| * | Fix imports | Yann Herklotz | 2019-02-01 | 1 | -2/+2 |
| | | |||||
| * | More restructuring | Yann Herklotz | 2019-02-01 | 1 | -0/+54 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |