| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Format with ormolu | Yann Herklotz | 2020-05-12 | 1 | -140/+153 |
| * | Fix types with annotations | Yann Herklotz | 2020-05-11 | 1 | -4/+6 |
| * | WIP changes to the AST types | Yann Herklotz | 2020-03-16 | 1 | -5/+5 |
| * | Update license notices | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Update license to dual license GPLv3 | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Do not run counter example if no rerunner is specified | Yann Herklotz | 2019-12-03 | 1 | -1/+1 |
| * | Add reduction for simulation failures | Yann Herklotz | 2019-11-12 | 1 | -2/+10 |
| * | Add counter example parsing | Yann Herklotz | 2019-11-10 | 1 | -1/+2 |
| * | Rename Sim to Tool | Yann Herklotz | 2019-10-18 | 1 | -0/+215 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |