aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
...
* Fix build errorsYann Herklotz2018-12-312-2/+5
|
* Remove sep and fromList in favour of foldYann Herklotz2018-12-313-26/+7
|
* Separate arbitrary from typesYann Herklotz2018-12-311-0/+184
|
* Adding code to IcarusYann Herklotz2018-12-311-3/+15
|
* Large refactorYann Herklotz2018-12-317-326/+149
|
* Finish module instantiationYann Herklotz2018-12-312-5/+16
|
* Add direction to Decl and add doctestYann Herklotz2018-12-314-11/+26
|
* [Fix #17] Add size to portsYann Herklotz2018-12-312-5/+13
|
* Add doctest testYann Herklotz2018-12-311-0/+8
|
* [Fix #13, Fix #15] Fix type errors and add inst functionsYann Herklotz2018-12-304-14/+17
|
* Change modPort type from Maybe to ListYann Herklotz2018-12-301-1/+1
|
* [Fix #14] Add size to Port typeYann Herklotz2018-12-304-14/+23
|
* Move helper functionsYann Herklotz2018-12-303-5/+7
|
* Add remove duplicatesYann Herklotz2018-12-292-6/+18
|
* Add internal function for fixYann Herklotz2018-12-291-0/+6
|
* Fix verilog output for output portYann Herklotz2018-12-291-1/+1
|
* Add alternative generation methodYann Herklotz2018-12-291-0/+29
|
* Add new generation methodYann Herklotz2018-12-291-14/+14
|
* Style changesYann Herklotz2018-12-291-7/+7
|
* Make generation more controlledYann Herklotz2018-12-291-2/+4
|
* Rearrange instancesYann Herklotz2018-12-291-5/+5
|
* Changes to the APIYann Herklotz2018-12-295-43/+60
|
* Add simulator codeYann Herklotz2018-12-293-8/+24
|
* Fix documentation and copyrightYann Herklotz2018-12-2817-51/+51
|
* Add simulator moduleYann Herklotz2018-12-285-0/+215
|
* Fix imports and cabal fileYann Herklotz2018-12-283-16/+13
|
* Move verilog files into specific moduleYann Herklotz2018-12-284-21/+104
|
* Add instantiation functionYann Herklotz2018-12-271-2/+7
|
* Remove OverloadedStrings in favour of declaration in moduleYann Herklotz2018-12-275-10/+1
|
* Format fixesYann Herklotz2018-12-271-20/+20
|
* Small style changeYann Herklotz2018-12-271-1/+1
|
* Improve expression and statement generationYann Herklotz2018-12-271-20/+96
|
* Add documentation to main moduleYann Herklotz2018-12-251-0/+13
|
* Add code generation for new typesYann Herklotz2018-12-251-20/+130
|
* Type fixesYann Herklotz2018-12-251-7/+8
|
* Rename Node to IntYann Herklotz2018-12-251-1/+1
|
* [Close #10, Fix #12] Add Mutations for wiresYann Herklotz2018-12-251-7/+13
|
* Add more typesYann Herklotz2018-12-251-41/+181
|
* Add Helpers.hsYann Herklotz2018-12-251-0/+75
|
* Fix nesting, generation broken for nested groupsYann Herklotz2018-12-231-3/+17
|
* Add nesting to the SourceTextYann Herklotz2018-12-231-1/+16
|
* [Fix #11] Implement the traversalYann Herklotz2018-12-231-18/+32
|
* Start implementing the nesting functionalityYann Herklotz2018-12-231-2/+23
|
* Derive `Eq` for the Verilog AST.Yann Herklotz2018-12-222-13/+14
|
* Add unimplemented nestId functionYann Herklotz2018-12-221-0/+4
|
* Add Mutate module to VeriFuzzYann Herklotz2018-12-222-0/+17
|
* Format ASTGenYann Herklotz2018-12-221-6/+3
|
* [Fix #2] Add generation of AST from CircuitYann Herklotz2018-12-224-19/+33
|
* Add shared code to code generationYann Herklotz2018-12-221-0/+34
|
* Add more functions to the code generationYann Herklotz2018-12-222-25/+21
|