diff options
author | Yann Herklotz <git@yannherklotz.com> | 2023-05-11 19:38:03 +0100 |
---|---|---|
committer | Yann Herklotz <git@yannherklotz.com> | 2023-05-11 19:38:03 +0100 |
commit | 47c1289ff658a5aec71635d79ffe30bb29a07876 (patch) | |
tree | 56cf6b959e37fed88c492d34defd3d7ec40e7148 /content/zettel/1b5.md | |
parent | fbe0fc62120348f582dc4db2b614078943d0764b (diff) | |
download | zk-web-47c1289ff658a5aec71635d79ffe30bb29a07876.tar.gz zk-web-47c1289ff658a5aec71635d79ffe30bb29a07876.zip |
Add content
Diffstat (limited to 'content/zettel/1b5.md')
-rw-r--r-- | content/zettel/1b5.md | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/content/zettel/1b5.md b/content/zettel/1b5.md new file mode 100644 index 0000000..c060e4a --- /dev/null +++ b/content/zettel/1b5.md @@ -0,0 +1,17 @@ ++++ +title = "Global State" +author = "Yann Herklotz" +tags = [] +categories = [] +backlinks = ["1b4"] +forwardlinks = ["1b6"] +zettelid = "1b5" ++++ + +It is quite tricky to synthesise global state, as global variables are +not a thing in Verilog. There are therefore two alternatives, either all +the global variables have to be passed to all the modules, or memory has +to be used to store the global state and it then has to be retrieved. +However, to start out, if only one module is generated, and if module +instantiations are never used, then global variables can just be +supported by defining them in the main module. |