diff options
Diffstat (limited to 'dot_product/student_files_2015/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v')
| -rw-r--r-- | dot_product/student_files_2015/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v | 74 |
1 files changed, 0 insertions, 74 deletions
diff --git a/dot_product/student_files_2015/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v b/dot_product/student_files_2015/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v deleted file mode 100644 index 578a964..0000000 --- a/dot_product/student_files_2015/student_files_2015/prj2/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v +++ /dev/null @@ -1,74 +0,0 @@ -// -------------------------------------------------------------------- -// Copyright (c) 2007 by Terasic Technologies Inc. -// -------------------------------------------------------------------- -// -// Permission: -// -// Terasic grants permission to use and modify this code for use -// in synthesis for all Terasic Development Boards and Altera Development -// Kits made by Terasic. Other use of this code, including the selling -// ,duplication, or modification of any portion is strictly prohibited. -// -// Disclaimer: -// -// This VHDL/Verilog or C/C++ source code is intended as a design reference -// which illustrates how these types of functions can be implemented. -// It is the user's responsibility to verify their design for -// consistency and functionality through the use of formal -// verification methods. Terasic provides no warranty regarding the use -// or functionality of this code. -// -// -------------------------------------------------------------------- -// -// Terasic Technologies Inc -// 356 Fu-Shin E. Rd Sec. 1. JhuBei City, -// HsinChu County, Taiwan -// 302 -// -// web: http://www.terasic.com/ -// email: support@terasic.com -// -// -------------------------------------------------------------------- -// -// Major Functions: Reset_Delay -// -// -------------------------------------------------------------------- -// -// Revision History : -// -------------------------------------------------------------------- -// Ver :| Author :| Mod. Date :| Changes Made: -// V1.0 :| Johnny FAN :| 07/07/09 :| Initial Revision -// -------------------------------------------------------------------- - -module Reset_Delay(iCLK,iRST,oRST_0,oRST_1,oRST_2); -input iCLK; -input iRST; -output reg oRST_0; -output reg oRST_1; -output reg oRST_2; - -reg [31:0] Cont; - -always@(posedge iCLK or negedge iRST) -begin - if(!iRST) - begin - Cont <= 0; - oRST_0 <= 0; - oRST_1 <= 0; - oRST_2 <= 0; - end - else - begin - if(Cont!=32'h11FFFFF) - Cont <= Cont+1; - if(Cont>=32'h1FFFFF) - oRST_0 <= 1; - if(Cont>=32'h2FFFFF) - oRST_1 <= 1; - if(Cont>=32'h11FFFFF) - oRST_2 <= 1; - end -end - -endmodule
\ No newline at end of file |