summaryrefslogtreecommitdiffstats
path: root/pa.fromNetlist.tcl
diff options
context:
space:
mode:
Diffstat (limited to 'pa.fromNetlist.tcl')
-rw-r--r--pa.fromNetlist.tcl11
1 files changed, 11 insertions, 0 deletions
diff --git a/pa.fromNetlist.tcl b/pa.fromNetlist.tcl
new file mode 100644
index 0000000..1d59b15
--- /dev/null
+++ b/pa.fromNetlist.tcl
@@ -0,0 +1,11 @@
+
+# PlanAhead Launch Script for Post-Synthesis pin planning, created by Project Navigator
+
+create_project -name FPGA-led-lights -dir "/home/yannherklotz/Github/FPGA-led-lights/planAhead_run_3" -part xc6slx9tqg144-2
+set_property design_mode GateLvl [get_property srcset [current_run -impl]]
+set_property edif_top_file "/home/yannherklotz/Github/FPGA-led-lights/led.ngc" [ get_property srcset [ current_run ] ]
+add_files -norecurse { {/home/yannherklotz/Github/FPGA-led-lights} }
+set_param project.pinAheadLayout yes
+set_property target_constrs_file "/home/yannherklotz/Downloads/BPC3011-Papilio_Pro-general.ucf" [current_fileset -constrset]
+add_files [list {/home/yannherklotz/Downloads/BPC3011-Papilio_Pro-general.ucf}] -fileset [get_property constrset [current_run]]
+link_design