summaryrefslogtreecommitdiffstats
path: root/pa.fromNetlist.tcl
blob: 1d59b15f2dbd364d1e4af91521389f4d9fbdd264 (plain)
1
2
3
4
5
6
7
8
9
10
11

# PlanAhead Launch Script for Post-Synthesis pin planning, created by Project Navigator

create_project -name FPGA-led-lights -dir "/home/yannherklotz/Github/FPGA-led-lights/planAhead_run_3" -part xc6slx9tqg144-2
set_property design_mode GateLvl [get_property srcset [current_run -impl]]
set_property edif_top_file "/home/yannherklotz/Github/FPGA-led-lights/led.ngc" [ get_property srcset [ current_run ] ]
add_files -norecurse { {/home/yannherklotz/Github/FPGA-led-lights} }
set_param project.pinAheadLayout  yes
set_property target_constrs_file "/home/yannherklotz/Downloads/BPC3011-Papilio_Pro-general.ucf" [current_fileset -constrset]
add_files [list {/home/yannherklotz/Downloads/BPC3011-Papilio_Pro-general.ucf}] -fileset [get_property constrset [current_run]]
link_design