summaryrefslogtreecommitdiffstats
path: root/planAhead_run_2/FPGA-led-lights.data/sources_1/fileset.xml
blob: 9fa644d1c935b1026e3483ca5503efb831c150d8 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
<?xml version="1.0" encoding="UTF-8"?>
<DARoots Version="1" Minor="26">
  <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="EDIFSrcs"/>
    <File Path="$PPRDIR/../led.ngc">
      <FileInfo>
        <Attr Name="UsedInSynthesis" Val="1"/>
        <Attr Name="UsedInImplementation" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PDATADIR/sources_1/ports.xml">
      <FileInfo SFType="PortsDb"/>
    </File>
    <File Path="$PDATADIR/sources_1/chipscope.xml">
      <FileInfo SFType="ChipscopeDb"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="GateLvl"/>
      <Option Name="GateLvlMode" Val="EDIF"/>
      <Option Name="TopFile" Val="$PPRDIR/../led.ngc"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
</DARoots>