Update README.md

1 files changed, 1 insertions, 1 deletions

diff --git a/part_1/README.md b/part_1/README.md
index a0ae955..815e2cc 100644
--- a/part_1/README.md
+++ b/part_1/README.md
@@ -26,6 +26,6 @@ Finally we compiled the project and downloaded it onto the FPGA and it worked li
 
 To analyze the propagation delays from inputs to outputs we used the TimeQuest Timing Analyzer to create a table that contains all the propagation delays of all the inputs and outputs. First we looked at the propagation delay under the conditions "Slow 1100mV 0°C". This gave the following table.
 
-![0 degrees timing](https://github.com/ymherklotz/digital_verilog_coursework/blob/master/Extra/ex1/RiseAndFall0degree.PNG)
+![0 degrees timing](https://github.com/ymherklotz/digital_verilog_coursework/blob/master/Extra/ex1/RiseAndFall0degree.PNG)![85 degrees timing](https://github.com/ymherklotz/digital_verilog_coursework/blob/master/Extra/ex1/RiseAndFall85degree.PNG)
 
 From this