VerilogCoursework - Unnamed repository; edit this file 'description' to name the repository.

Branch	Commit message	Author	Age
master	adding more pictures	ymherklotz	7 years

Tag	Download	Author	Age
1.0	VerilogCoursework-1.0.tar.gz VerilogCoursework-1.0.zip	ymherklotz	7 years

Age	Commit message	Author	Files	Lines
2016-12-13	adding more picturesHEAD 1.0 master	ymherklotz	1	-0/+0
2016-12-13	adding more pictures	ymherklotz	9	-0/+0
2016-12-12	adding more pictures	ymherklotz	1	-0/+0
2016-12-12	adding more pictures	ymherklotz	2	-0/+0
2016-12-12	adding images	ymherklotz	2	-0/+0
2016-12-12	adding full files to github, with all updates	zedarider	1879	-34784/+188178
2016-12-11	fixed ex8 and ex9	ymherklotz	363	-20978/+23465
2016-12-11	updated part 2	ymherklotz	99	-12692/+12692
2016-12-07	fixed ex8 and ex9	unknown	232	-1011/+9405
2016-12-04	adding picture of FPGA	zedarider	1	-0/+0
[...]

Clone
https://git.ymhg.org/zzz/VerilogCoursework
ssh://git@git.ymhg.org:zzz/VerilogCoursework