ex2.v « ex2 « part_1 - VerilogCoursework - Unnamed repository; edit this file 'description' to name the repository.

summary refs log tree commit diff stats

path: root/part_1/ex2/ex2.v

blob: c15111cf9f0a862a61b0504372ec986e6ec1b1b5 (plain)

module ex2(SW,
					HEX0);

	input [3:0] SW;
	output [6:0] HEX0;
	
	hex_to_7seg SEG0(HEX0, SW);

endmodule