blob: 89ec82a2ee5d29f047169245b979eca5406c814b (
plain)
1
2
3
4
5
6
7
8
9
10
11
|
module LFSR(CLK, COUNT);
input CLK;
output[7:1] COUNT;
reg[7:1] COUNT;
initial COUNT = 7'd1;
always @ (posedge CLK)
COUNT <= {COUNT[6:1], COUNT[7] ^ COUNT[1]};
endmodule
|