summaryrefslogtreecommitdiffstats
path: root/part_3/ex10/simulation/modelsim/ex10_run_msim_rtl_verilog.do.bak
blob: 281cccfdebecc7e8b4fb32caa099315793eb8393 (plain)
1
2
3
4
5
6
7
8
9
transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/New\ folder/ex10/verilog_files {C:/New folder/ex10/verilog_files/spi2dac.v}