ex16_top.sdc « ex16 « part_4 - VerilogCoursework - Unnamed repository; edit this file 'description' to name the repository.

summary refs log tree commit diff stats

path: root/part_4/ex16/ex16_top.sdc

blob: c8df2ac706c491dc28a2c0fbc3ebf7a57eafe976 (plain)

1	`create_clock -name "CLOCK_50" -period 20.000ns [get_ports {CLOCK_50}]`