path: root/part_4/ex18/verilog_files/d_ff.v.bak

module d_ff(clk, in, out);

	always @ (posedge clk)
		in <= out;

endmodule