1 2 3 4 5 6 7 8 9 10 11
module d_ff(clk, in, out); input clk, in; output out; wire in; reg out; always @ (posedge clk) out <= in; endmodule