blob: 7de64053b44d542cd921cbc828a3c5f55bbcf440 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
(rect 16 16 240 96)
(text "bus_d_ff" (rect 5 0 42 12)(font "Arial" ))
(text "inst" (rect 8 64 20 76)(font "Arial" ))
(port
(pt 0 32)
(input)
(text "is_blue" (rect 0 0 27 12)(font "Arial" ))
(text "is_blue" (rect 21 27 48 39)(font "Arial" ))
(line (pt 0 32)(pt 16 32)(line_width 1))
)
(port
(pt 0 48)
(input)
(text "x_pos_in[9..0]" (rect 0 0 56 12)(font "Arial" ))
(text "x_pos_in[9..0]" (rect 21 43 77 55)(font "Arial" ))
(line (pt 0 48)(pt 16 48)(line_width 3))
)
(port
(pt 224 32)
(output)
(text "x_pos_out[9..0]" (rect 0 0 62 12)(font "Arial" ))
(text "x_pos_out[9..0]" (rect 141 27 203 39)(font "Arial" ))
(line (pt 224 32)(pt 208 32)(line_width 3))
)
(drawing
(rectangle (rect 16 16 208 64)(line_width 1))
)
)
|
