index
:
verilog
master
Repository with some Verilog designs used to learn Verilog simulation.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
bus_d_ff
/
db
/
bus_d_ff.smart_action.txt
blob: c8e8a135c9291129f28f1fcaa018fa29a7cc96fe (
plain
)
1
DONE
