column_chooser.root_partition.map.reg_db.cdb « db « column_ chooser - verilog - Repository with some Verilog designs used to learn Verilog simulation.

blob: 09d53d93c1cf7cb2b1601527b72e28bbc3202021 (plain)

ofs	hex dump	ascii
0000	11 00 00 00 ad 0b 01 00 00 00 74 00 74 00 43 00 00 00 56 65 72 73 69 6f 6e 20 31 33 2e 30 2e 31	..........t.t.C...Version.13.0.1
0020	20 42 75 69 6c 64 20 32 33 32 20 30 36 2f 31 32 2f 32 30 31 33 20 53 65 72 76 69 63 65 20 50 61	.Build.232.06/12/2013.Service.Pa
0040	63 6b 20 31 20 53 4a 20 46 75 6c 6c 20 56 65 72 73 69 6f 6e 4e 00 00 00 00 00 00 00 a0 00 00 00	ck.1.SJ.Full.VersionN...........
0060	00 00 00 00 3b 00 00 00 00 00 00 00 dc 00 00 00 00 00 00 00 78 01 fa ff ff ff 7f 06 28 60 83 31	....;...............x.......(`.1
0080	b0 d0 7c 40 b1 e4 fc 9c d2 dc bc f8 e4 8c fc fc e2 d4 22 64 45 1d c2 0c 0c 20 0c 00 00 00 ff ff	..\|@.............."dE...........
00a0	78 01 62 64 60 64 98 c1 c0 c0 70 58 b8 c4 1d 48 31 c8 03 b1 b3 8b 53 7c b0 bb 63 88 6b 7c 90 ab	x.bd`d....pX...H1.....S\|..c.k\|..
00c0	af 7f 98 ab 0b 90 76 f7 0c 0e 71 0d 0a 8e 77 71 02 a9 62 60 02 62 00 00 00 00 ff ff	......v...q...wq..b`.b......