Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge branch 'master' into merge_master_8.13.1 | Sylvain Boulmé | 2021-03-23 | 11 | -177/+761 |
|\ | |||||
| * | Introduce and use PrintAsmaux.variable_section | Xavier Leroy | 2021-02-23 | 1 | -2/+2 |
| * | Qualify `Hint` as `Global Hint` where appropriate | Xavier Leroy | 2021-01-21 | 1 | -1/+1 |
| * | Support re-normalization of function parameters at function entry | Xavier Leroy | 2021-01-16 | 1 | -1/+2 |
| * | RISC-V: fix FP calling conventions | Xavier Leroy | 2021-01-14 | 4 | -117/+171 |
| * | RISC-V: wrong fixup code generated for vararg calls with fixed FP args | Xavier Leroy | 2021-01-10 | 1 | -12/+18 |
| * | Replace `omega` tactic with `lia` | Xavier Leroy | 2020-12-29 | 9 | -76/+76 |
| * | RISC-V: revised calling conventions for variadic functions | Xavier Leroy | 2020-12-25 | 2 | -63/+105 |
| * | Changed cc_varargs to an option type | Bernhard Schommer | 2020-12-25 | 2 | -4/+5 |
* | | Merge conflicts solved and cleaning in Asmgenproof after expansion | Léo Gourdin | 2021-03-02 | 4 | -1148/+106 |
* | | Merge remote-tracking branch 'origin/riscV-cmov' into riscv-work | Léo Gourdin | 2021-03-02 | 14 | -19/+624 |
|\ \ | |||||
| * | | Adding missing operators in PrintOp for debugging | Léo Gourdin | 2021-02-25 | 1 | -0/+5 |
| * | | écrase X31riscV-cmov | David Monniaux | 2021-02-03 | 1 | -1/+2 |
| * | | Merge remote-tracking branch 'origin/kvx-work' into riscV-cmov | David Monniaux | 2021-02-03 | 1 | -1/+1 |
| |\ \ | |||||
| * | | | detect redundant cmov | David Monniaux | 2021-02-02 | 2 | -3/+34 |
| * | | | fix code generation for select(b, r, r) | David Monniaux | 2021-02-02 | 1 | -2/+7 |
| * | | | fix problem if rt = rf | David Monniaux | 2021-02-02 | 1 | -6/+8 |
| * | | | Cmov Tsingle | David Monniaux | 2021-02-02 | 3 | -33/+43 |
| * | | | implement for another register configuration | David Monniaux | 2021-02-02 | 1 | -1/+8 |
| * | | | some more cases implemented | David Monniaux | 2021-02-02 | 1 | -12/+25 |
| * | | | Pselectd | David Monniaux | 2021-02-02 | 3 | -0/+33 |
| * | | | cmov on integers | David Monniaux | 2021-02-02 | 2 | -11/+88 |
| * | | | begin synthesizing select | David Monniaux | 2021-02-02 | 3 | -2/+34 |
| * | | | asmgen Oselectl | David Monniaux | 2021-02-02 | 2 | -0/+11 |
| * | | | begin implementing select | David Monniaux | 2021-02-02 | 7 | -6/+113 |
| * | | | select01_long | David Monniaux | 2021-02-01 | 1 | -130/+10 |
| * | | | repr etc. | David Monniaux | 2021-02-01 | 1 | -4/+2 |
| * | | | bitwise_select_value_correct | David Monniaux | 2021-02-01 | 1 | -0/+12 |
| * | | | int64_of_value some more | David Monniaux | 2021-02-01 | 1 | -14/+15 |
| * | | | int64_of_value | David Monniaux | 2021-02-01 | 1 | -0/+77 |
| * | | | Asmgen for bits / float | David Monniaux | 2021-02-01 | 1 | -0/+13 |
| * | | | bits to float | David Monniaux | 2021-02-01 | 9 | -5/+82 |
| * | | | adding builtins | David Monniaux | 2021-02-01 | 4 | -6/+27 |
| * | | | Obits_of_single etc | David Monniaux | 2021-02-01 | 3 | -3/+46 |
| * | | | define some semantics in Asm | David Monniaux | 2021-02-01 | 2 | -3/+24 |
| * | | | select_long | David Monniaux | 2021-01-30 | 1 | -0/+38 |
| * | | | select through bitwise operations | David Monniaux | 2021-01-30 | 1 | -0/+40 |
* | | | | Try to save values in virtual registers during expansion | Léo Gourdin | 2021-03-01 | 2 | -94/+117 |
* | | | | Proofs finished for expansion | Léo Gourdin | 2021-03-01 | 2 | -19/+62 |
* | | | | Debugging fake values finished | Léo Gourdin | 2021-03-01 | 2 | -14/+20 |
* | | | | some bugfix | Léo Gourdin | 2021-03-01 | 2 | -15/+20 |
* | | | | Proof of fsval condition cmp ok | Léo Gourdin | 2021-03-01 | 8 | -170/+527 |
* | | | | [Admitted checker] Some more proof, version with buggy addirw0 | Léo Gourdin | 2021-02-25 | 1 | -5/+126 |
* | | | | some more proof for fake hsval checker expansions | Léo Gourdin | 2021-02-25 | 2 | -46/+771 |
* | | | | [Intermediate] Adding fake hsval for Ccomp expansion | Léo Gourdin | 2021-02-23 | 2 | -7/+112 |
* | | | | Merge remote-tracking branch 'origin/riscv-work-rules' into riscv-work | Léo Gourdin | 2021-02-23 | 1 | -0/+19 |
|\ \ \ \ | |||||
| * | | | | Separate target_op_simplify for riscV | Léo Gourdin | 2021-02-23 | 1 | -0/+19 |
| | |/ / | |/| | | |||||
* | | | | Branch expansions activated and configured in the checker (but admitted) and ... | Léo Gourdin | 2021-02-19 | 1 | -5/+6 |
* | | | | Proof of Ocmp expansions without immediate and some drafts in comment | Léo Gourdin | 2021-02-18 | 2 | -6/+6 |
* | | | | fix bug in merge | Léo Gourdin | 2021-02-16 | 1 | -1/+1 |