Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Updated Xilinx 7-Series area stats | Clifford Wolf | 2015-07-01 | 1 | -13/+7 |
| | |||||
* | Added resource utilization to xilinx eval | Clifford Wolf | 2015-06-28 | 4 | -6/+148 |
| | |||||
* | Minor vivado script changes | Clifford Wolf | 2015-06-27 | 2 | -0/+4 |
| | |||||
* | Added "make table.txt" vivado scripts | Clifford Wolf | 2015-06-27 | 5 | -1/+216 |
| | |||||
* | Updated vivado scripts | Clifford Wolf | 2015-06-26 | 3 | -6/+4 |
| | |||||
* | Changed chip package in vivado examples | Clifford Wolf | 2015-06-26 | 2 | -2/+2 |
| | |||||
* | Updated Vivado SoC example | Clifford Wolf | 2015-06-10 | 5 | -18/+47 |
| | |||||
* | Makefile for Vivado scripts | Clifford Wolf | 2015-06-09 | 10 | -23/+58 |
| | |||||
* | Small improvements in vivado_soc demo | Clifford Wolf | 2015-06-08 | 1 | -5/+4 |
| | |||||
* | Added osu018 yosys synthesis script | Clifford Wolf | 2015-06-08 | 4 | -0/+97 |