| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Format with ormolu | Yann Herklotz | 2020-05-12 | 1 | -141/+147 |
| * | Fix types with annotations | Yann Herklotz | 2020-05-11 | 1 | -1/+1 |
| * | Remove shakespeare dependency | Yann Herklotz | 2020-04-07 | 1 | -98/+101 |
| * | WIP changes to the AST types | Yann Herklotz | 2020-03-16 | 1 | -3/+3 |
| * | Update license notices | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Update license to dual license GPLv3 | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Do not run counter example if no rerunner is specified | Yann Herklotz | 2019-12-03 | 1 | -3/+4 |
| * | Set aigsmt to none | Yann Herklotz | 2019-12-03 | 1 | -1/+1 |
| * | Support proper Quartus Pro version | Yann Herklotz | 2019-11-14 | 1 | -3/+23 |
| * | Add z3 as default equivalence check with ABC | Yann Herklotz | 2019-11-14 | 1 | -0/+1 |
| * | Add support for Quartus using projects | Yann Herklotz | 2019-11-04 | 1 | -6/+33 |
| * | Add data-file installation path | Yann Herklotz | 2019-10-29 | 1 | -10/+12 |
| * | Rename Sim to Tool | Yann Herklotz | 2019-10-18 | 1 | -0/+133 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |