| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add proper annotation support | Yann Herklotz | 2020-05-11 | 1 | -69/+119 |
| * | Add annotations and make it compile again | Yann Herklotz | 2020-04-07 | 1 | -0/+4 |
| * | WIP changes to the AST types | Yann Herklotz | 2020-03-16 | 1 | -2/+2 |
| * | Changes to AST to support annotations | Yann Herklotz | 2020-03-04 | 1 | -289/+305 |
| * | Add case statement to the AST | Yann Herklotz | 2020-03-03 | 1 | -0/+31 |
| * | Update license notices | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Update license to dual license GPLv3 | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Add reduction pass to remove constants from concat | Yann Herklotz | 2019-11-05 | 1 | -0/+6 |
| * | Rename main modules | Yann Herklotz | 2019-09-18 | 1 | -0/+583 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |