blob: c1f835d90af37a6e9d9d62274646dc541c7832e9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
|
+++
title = "Loop pipelining"
author = "Yann Herklotz"
tags = []
categories = []
backlinks = ["3c1", "3a8", "2e1f", "2b2", "1c5", "1c"]
forwardlinks = ["3c1", "1c7", "1c6a"]
zettelid = "1c6"
+++
Loop pipelining is a great optimisation for VLIW processors that have
parallel constructs. The main idea is to identify loops where reordering
the instructions would improve the instruction parallelism inside of the
loops.
Notes on verifying loop pipelining can be found in [\#3c1].
[\#3c1]: /zettel/3c1
|
