FPGA-2015 - A collection of Quartus projects to learn FPGA design.

	Commit message (Expand)	Author	Age	Files	Lines
*	adding verilog stop clock made purely in verilog	zedarider	2016-03-02	1	-0/+30