summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYann Herklotz <ymherklotz@gmail.com>2016-11-15 21:43:12 +0000
committerGitHub <noreply@github.com>2016-11-15 21:43:12 +0000
commit2819e673167ff6a259be4f3caf5ecb7276c3799c (patch)
tree48ac152b235630216a2af2defbe402f1323744d9
parent46f258badd3a341940ceb742af84cd99db98e55d (diff)
downloadVerilogCoursework-2819e673167ff6a259be4f3caf5ecb7276c3799c.tar.gz
VerilogCoursework-2819e673167ff6a259be4f3caf5ecb7276c3799c.zip
Update README.md
-rw-r--r--README.md4
1 files changed, 2 insertions, 2 deletions
diff --git a/README.md b/README.md
index 0d7a282..e9f9d8e 100644
--- a/README.md
+++ b/README.md
@@ -1,2 +1,2 @@
-# digital_verilog_coursework
-Digital coursework learning verilog and using quartus to program a Cyclone V FPGA
+# Digital Verilog Coursework
+Digital coursework learning verilog and using quartus to program a Cyclone V FPGA on a DE1 Terasic board.