diff options
| author | zedarider <ymherklotz@gmail.com> | 2016-11-15 21:33:02 +0000 |
|---|---|---|
| committer | zedarider <ymherklotz@gmail.com> | 2016-11-15 21:33:02 +0000 |
| commit | ee5d729de8ea22b4d7524bf839ba08fcb4b3843d (patch) | |
| tree | a6cbbd40144834affb26acfeaaa8e9159b7cf4a9 /part_1/ex1/output_files/ex1.sta.summary | |
| download | VerilogCoursework-ee5d729de8ea22b4d7524bf839ba08fcb4b3843d.tar.gz VerilogCoursework-ee5d729de8ea22b4d7524bf839ba08fcb4b3843d.zip | |
adding first project and initial files
Diffstat (limited to 'part_1/ex1/output_files/ex1.sta.summary')
| -rw-r--r-- | part_1/ex1/output_files/ex1.sta.summary | 5 |
1 files changed, 5 insertions, 0 deletions
diff --git a/part_1/ex1/output_files/ex1.sta.summary b/part_1/ex1/output_files/ex1.sta.summary new file mode 100644 index 0000000..6640100 --- /dev/null +++ b/part_1/ex1/output_files/ex1.sta.summary @@ -0,0 +1,5 @@ +------------------------------------------------------------
+TimeQuest Timing Analyzer Summary
+------------------------------------------------------------
+
+------------------------------------------------------------
|