path: root/part_4/ex17/verilog_files/d_ff.v

module d_ff(clk, in, out);

	input clk, in;
	output out;
	wire in;
	reg out;

	always @ (posedge clk)
		out <= in;

endmodule