aboutsummaryrefslogtreecommitdiffstats
path: root/Makefile
Commit message (Collapse)AuthorAgeFilesLines
...
* Added "make clean" handling of riscv-gnu-toolchain-riscv32* directoriesClifford Wolf2016-04-091-0/+2
|
* Added "make build-riscv32i-tools" and friendsClifford Wolf2016-04-091-2/+30
|
* Merged axi4_memory.v and picorv32_wrapper.v back into testbench.vClifford Wolf2016-03-021-4/+4
|
* Split out verilator-incompatible code to top-level testbenchOlof Kindgren2016-02-181-4/+4
| | | | | | | Verilator doesn't handle verilog code that deals with time, such as delayed signals or the repeat task. Clock and reset generation are therefore moved to a separate file that can be replaced by a verilator module. VCD generation is also affected by this.
* Break out AXI4 memory to a separate moduleOlof Kindgren2016-02-181-11/+7
| | | | | This commit also adds support for setting the AXI_TEST and VERBOSE defines as plusargs or parameters
* Merged various testbench changes from compressed ISA branchClifford Wolf2016-02-031-5/+6
|
* Using riscv32-unknown-elf- toolchainClifford Wolf2015-11-031-3/+3
|
* Progress in "make check"Clifford Wolf2015-10-151-2/+2
|
* Added "make check"Clifford Wolf2015-10-141-2/+11
|
* Improved firmware for vivado "system" exampleClifford Wolf2015-07-161-1/+1
|
* Added -WerrorClifford Wolf2015-07-041-1/+1
|
* Turned gcc warnings up to elevenClifford Wolf2015-07-041-6/+8
| | | | Patch by Larry Doolittle
* Fixed typo in MakefileClifford Wolf2015-07-031-1/+1
|
* Minor Makefile changesClifford Wolf2015-07-021-4/+4
|
* Some testbench-related improvementsClifford Wolf2015-07-021-2/+9
| | | | Patch by Larry Doolittle
* Added TOC to READMEClifford Wolf2015-06-301-1/+4
|
* Added "make test_synth"Clifford Wolf2015-06-301-2/+12
|
* Improved IRQ documentation, added assembler macrosClifford Wolf2015-06-281-3/+3
|
* Added mul tests from riscv-testsClifford Wolf2015-06-271-3/+3
|
* Added "make test_sp"Clifford Wolf2015-06-261-2/+9
|
* Added Pico Co-Processor Interface (PCPI)Clifford Wolf2015-06-261-1/+1
|
* Test firmware refactoringClifford Wolf2015-06-261-3/+7
|
* Added basic IRQ supportClifford Wolf2015-06-251-2/+5
|
* Improved Xilinx exampleClifford Wolf2015-06-061-4/+1
|
* Improved AXI testsClifford Wolf2015-06-061-0/+7
|
* Initial importClifford Wolf2015-06-061-0/+37