Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Building the tools in sequence is much faster | Clifford Wolf | 2016-04-11 | 1 | -1/+4 |
| | |||||
* | Added "make build-tools" | Clifford Wolf | 2016-04-11 | 1 | -0/+9 |
| | |||||
* | Updated riscv-gnu-toolchain (c.addi16sp bugfix) | Clifford Wolf | 2016-04-10 | 1 | -1/+1 |
| | |||||
* | Added documentation for COMPRESSED_ISA parameter | Clifford Wolf | 2016-04-09 | 1 | -1/+1 |
| | |||||
* | Added "make clean" handling of riscv-gnu-toolchain-riscv32* directories | Clifford Wolf | 2016-04-09 | 1 | -0/+2 |
| | |||||
* | Added "make build-riscv32i-tools" and friends | Clifford Wolf | 2016-04-09 | 1 | -2/+30 |
| | |||||
* | Merged axi4_memory.v and picorv32_wrapper.v back into testbench.v | Clifford Wolf | 2016-03-02 | 1 | -4/+4 |
| | |||||
* | Split out verilator-incompatible code to top-level testbench | Olof Kindgren | 2016-02-18 | 1 | -4/+4 |
| | | | | | | | Verilator doesn't handle verilog code that deals with time, such as delayed signals or the repeat task. Clock and reset generation are therefore moved to a separate file that can be replaced by a verilator module. VCD generation is also affected by this. | ||||
* | Break out AXI4 memory to a separate module | Olof Kindgren | 2016-02-18 | 1 | -11/+7 |
| | | | | | This commit also adds support for setting the AXI_TEST and VERBOSE defines as plusargs or parameters | ||||
* | Merged various testbench changes from compressed ISA branch | Clifford Wolf | 2016-02-03 | 1 | -5/+6 |
| | |||||
* | Using riscv32-unknown-elf- toolchain | Clifford Wolf | 2015-11-03 | 1 | -3/+3 |
| | |||||
* | Progress in "make check" | Clifford Wolf | 2015-10-15 | 1 | -2/+2 |
| | |||||
* | Added "make check" | Clifford Wolf | 2015-10-14 | 1 | -2/+11 |
| | |||||
* | Improved firmware for vivado "system" example | Clifford Wolf | 2015-07-16 | 1 | -1/+1 |
| | |||||
* | Added -Werror | Clifford Wolf | 2015-07-04 | 1 | -1/+1 |
| | |||||
* | Turned gcc warnings up to eleven | Clifford Wolf | 2015-07-04 | 1 | -6/+8 |
| | | | | Patch by Larry Doolittle | ||||
* | Fixed typo in Makefile | Clifford Wolf | 2015-07-03 | 1 | -1/+1 |
| | |||||
* | Minor Makefile changes | Clifford Wolf | 2015-07-02 | 1 | -4/+4 |
| | |||||
* | Some testbench-related improvements | Clifford Wolf | 2015-07-02 | 1 | -2/+9 |
| | | | | Patch by Larry Doolittle | ||||
* | Added TOC to README | Clifford Wolf | 2015-06-30 | 1 | -1/+4 |
| | |||||
* | Added "make test_synth" | Clifford Wolf | 2015-06-30 | 1 | -2/+12 |
| | |||||
* | Improved IRQ documentation, added assembler macros | Clifford Wolf | 2015-06-28 | 1 | -3/+3 |
| | |||||
* | Added mul tests from riscv-tests | Clifford Wolf | 2015-06-27 | 1 | -3/+3 |
| | |||||
* | Added "make test_sp" | Clifford Wolf | 2015-06-26 | 1 | -2/+9 |
| | |||||
* | Added Pico Co-Processor Interface (PCPI) | Clifford Wolf | 2015-06-26 | 1 | -1/+1 |
| | |||||
* | Test firmware refactoring | Clifford Wolf | 2015-06-26 | 1 | -3/+7 |
| | |||||
* | Added basic IRQ support | Clifford Wolf | 2015-06-25 | 1 | -2/+5 |
| | |||||
* | Improved Xilinx example | Clifford Wolf | 2015-06-06 | 1 | -4/+1 |
| | |||||
* | Improved AXI tests | Clifford Wolf | 2015-06-06 | 1 | -0/+7 |
| | |||||
* | Initial import | Clifford Wolf | 2015-06-06 | 1 | -0/+37 |