| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add paranthesis | Yann Herklotz | 2021-07-23 | 1 | -1/+1 |
| * | Add changes to Icarus for fuzzing | Yann Herklotz | 2021-07-14 | 1 | -2/+2 |
| * | Add formal properties to AST | Yann Herklotz | 2021-05-19 | 1 | -0/+6 |
| * | Fix parser for a larger set of inputs | Yann Herklotz | 2021-04-26 | 1 | -1/+2 |
| * | Format with ormolu | Yann Herklotz | 2020-05-12 | 1 | -158/+170 |
| * | Fix types with annotations | Yann Herklotz | 2020-05-11 | 1 | -12/+15 |
| * | WIP changes to the AST types | Yann Herklotz | 2020-03-16 | 1 | -15/+15 |
| * | Fix spacing in the generated Verilog | Yann Herklotz | 2020-03-03 | 1 | -16/+20 |
| * | Add case statement to the AST | Yann Herklotz | 2020-03-03 | 1 | -1/+10 |
| * | Update license notices | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Update license to dual license GPLv3 | Yann Herklotz | 2020-01-06 | 1 | -1/+1 |
| * | Add comment to code generation | Yann Herklotz | 2019-10-25 | 1 | -1/+1 |
| * | Rename main modules | Yann Herklotz | 2019-09-18 | 1 | -0/+341 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |