summaryrefslogtreecommitdiffstats
path: root/part_3/ex11/ex11.v.bak
blob: 62a30d03917ffb74b524f1ee3fc35213bd6624d0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
module ex11(CLOCK_50, SW, DAC_CS, DAC_SDI, DAC_LD, DAC_SCK);

	input CLOCK_50;
	input [9:0] SW;
	output DAC_CS, DAC_SDI, DAC_LD, DAC_SCK;
	
	wire load;
	
	tick_5000 t(CLOCK_50, load);
	spi2dac s(CLOCK_50, SW, load, DAC_SDI, DAC_CS, DAC_SCK, DAC_LD);
	pwm p(CLOCK_50, SW, load, PWM_OUT);
	
endmodule