aboutsummaryrefslogtreecommitdiffstats
path: root/README.md
Commit message (Collapse)AuthorAgeFilesLines
* README.md: Document the meaning of mem_instrJonathan Neuschäfer2016-04-031-1/+2
|
* Updated evaluationClifford Wolf2015-07-091-9/+9
|
* Updated evaluationClifford Wolf2015-07-081-13/+13
|
* Added TWO_CYCLE_ALU parameterClifford Wolf2015-07-081-0/+12
|
* Updated eval dataClifford Wolf2015-07-081-10/+10
|
* Added TWO_CYCLE_COMPAREClifford Wolf2015-07-071-0/+6
|
* Updated RV32I tools instructionsClifford Wolf2015-07-051-4/+4
|
* Updated area and timing statsClifford Wolf2015-07-021-10/+10
|
* Added TWO_STAGE_SHIFT parameterClifford Wolf2015-07-021-0/+7
|
* Removed trailing whitespacesClifford Wolf2015-07-021-1/+1
|
* Updated evaluationClifford Wolf2015-07-021-21/+34
|
* Back to Vivado 2015.1Clifford Wolf2015-07-011-2/+2
| | | | my synthesis license has a 2015.05 version limit..
* Vivado 2015.2 area evaluationClifford Wolf2015-07-011-6/+6
|
* Updated Xilinx 7-Series area statsClifford Wolf2015-07-011-10/+12
|
* Added CATCH_MISALIGN and CATCH_ILLINSNClifford Wolf2015-07-011-0/+9
|
* Spelling fixes by Larry DoolittleClifford Wolf2015-07-011-10/+10
|
* Added TOC to READMEClifford Wolf2015-06-301-0/+12
|
* Added Note about Icarus Verilog to READMEClifford Wolf2015-06-291-0/+5
|
* Added LATCHED_IRQ parameterClifford Wolf2015-06-291-0/+10
|
* Minor README changeClifford Wolf2015-06-291-1/+6
|
* Added ENABLE_IRQ_QREGS and ENABLE_IRQ_TIMERClifford Wolf2015-06-281-1/+13
|
* Cleanups in PCPI interfaceClifford Wolf2015-06-281-11/+90
|
* Fixed PCPI instr prefetchingClifford Wolf2015-06-281-3/+4
|
* Added resource utilization to xilinx evalClifford Wolf2015-06-281-14/+25
|
* Improvements in picorv32_pcpi_mulClifford Wolf2015-06-281-0/+3
|
* More README stuffClifford Wolf2015-06-281-0/+45
|
* Moved ENABLE_MUL from picorv32_axi to picorv32Clifford Wolf2015-06-281-4/+3
|
* Improved IRQ documentation, added assembler macrosClifford Wolf2015-06-281-37/+29
|
* Minor README changesClifford Wolf2015-06-281-12/+13
|
* Various README updatesClifford Wolf2015-06-271-3/+26
|
* Added "make table.txt" vivado scriptsClifford Wolf2015-06-271-0/+20
|
* Updated TODOsClifford Wolf2015-06-261-1/+0
|
* Added PCPI to READMEClifford Wolf2015-06-261-0/+16
|
* Minor README changesClifford Wolf2015-06-261-6/+3
|
* Added build instructions for RV32I toolchainClifford Wolf2015-06-261-0/+30
|
* More README changesClifford Wolf2015-06-261-4/+10
|
* Minor README changesClifford Wolf2015-06-261-2/+2
|
* Implemented waitirq instructionClifford Wolf2015-06-261-18/+19
|
* Refactoring of IRQ handlingClifford Wolf2015-06-261-34/+39
|
* Improvements in README.mdClifford Wolf2015-06-251-24/+23
|
* Added basic IRQ supportClifford Wolf2015-06-251-1/+143
|
* More TodosClifford Wolf2015-06-091-0/+3
|
* Refactored instruction decoderClifford Wolf2015-06-081-3/+10
|
* README UpdatesClifford Wolf2015-06-071-2/+6
|
* Added support for dual-port register fileClifford Wolf2015-06-071-17/+52
|
* Major redesign of main FSMClifford Wolf2015-06-071-20/+20
|
* Using libc assembler code in dhrystone stdlib.cClifford Wolf2015-06-071-2/+2
|
* Updated CPI table in READMEClifford Wolf2015-06-061-9/+11
|
* Updated READMEClifford Wolf2015-06-061-6/+16
|
* Added license info to READMEClifford Wolf2015-06-061-0/+3
|